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SUMMARY
Next generation mobile communication systems require the use of linear RF
power amplifier for higher data transmission rates. However, linear RF power ampli-
fiers are inherently inefficient and usually require additional circuits or further system
adjustments for better efficiency. This dissertation focuses on the development of new
efficiency enhancement schemes for linear RF power amplifiers.
The multistage Doherty amplifier technique is proposed to improve the perfor-
mance of linear RF power amplifiers operated in a low power level. This technique
advances the original Doherty amplifier scheme by improving the efficiency at much
lower power level. The proposed technique is supported by a new approach in de-
vice periphery calculation to reduce AM/AM distortion and a further improvement
of linearity by the bias adaptation concept.
The device periphery adjustment technique for efficiency enhancement of power
amplifier integrated circuits is also proposed in this work. The concept is clearly
explained together with its implementation on CMOS and SiGe RF power ampli-
fier designs. Furthermore, linearity improvement technique using the cancellation of
nonlinear terms is proposed for the CMOS power amplifier in combination with the
efficiency enhancement technique.
In addition to the efficiency enhancement of power amplifiers, a scalable large-
signal MOSFET model using the modified BSIM3v3 approach is proposed. A new
scalable substrate network model is developed to enhance the accuracy of the BSIM3v3
model in RF and microwave applications. The proposed model simplifies the mod-
eling of substrate coupling effects in MOS transistor and provides great accuracy in




1.1 The Need for High-Efficiency Linear RF
Power Amplifiers
The third-generation (3G) mobile communication systems have become prominent
and essential for an ever increasing demand for high data-rate communications. In
3G systems, numerous wireless standards with advanced modulation techniques are
employed for faster transmission of voice, video, and multimedia applications up to
2 Mbps. Digital modulation schemes are used to modulate data in both amplitude
and phase for the efficient use of frequency bandwidth. Widely adopted techniques
include quadrature phase-shift keying (QPSK) and 8PSK used in wideband code-
division multiple access (WCDMA) and the enhanced data rates for global evolution
(EDGE), which is the next generation of the earlier second-generation (2G) global
system for the mobile communication (GSM) standard (see Fig. 1). In EDGE, the
signal envelope is not constant and the difference between average power and peak
power increases the requirements for linearity of the transmitted signal. For WCDMA,
each coded channel utilizes a wide frequency bandwidth that is overlapped onto other
channels. As a consequence, linear amplification is required to prevent spurious signals
that lead to spectral regrowth of the frequency range.
The emerging fourth-generation (4G) mobile communications have been devel-
oped to handle the need for higher data transmission rates beyond the capability of
3G systems. The proposed 4G systems, expected to be launched by 2010, utilize the






























































Figure 1: The evolution of mobile communication systems.
extremely high data-rate transmission (up to 100 Mbps.) This multi-carrier modula-
tion helps to reduce intersymbol interference (ISI) but increases the peak-to-average
ratio of the signal. Also, this technique still uses QPSK modulation, which requires
linear amplification.
From the RF/microwave power amplifier design point of view, achieving high
efficiency and high linearity simultaneously is the most challenging problem. It is
known that power amplifiers, in general, cannot operate efficiently when used for
linear amplification since most of the dc input power is sacrificed in generating head
room for a high level of linearity. This problem is aggravated by the probability
distribution of the average transmitted power. Frequently, power amplifiers used in
many applications are operated at a very low power level. For example, WCDMA
has a peak-to-average ratio of 8-12 dB, while the IS-95 CDMD has a peak-to-average
ratio of more than 20 dB. Therefore, constantly operating the power amplifier at its
maximum level will result in inefficient dc supply usage and affect the longevity of
2
the equipment operation.
For many years, much effort has been expended in the development of techniques
to improve the efficiency of linear RF power amplifiers, especially in the low-power
(or “backed-off”) region, where the power amplifier normally operates. Several meth-
ods, such as envelope elimination and restoration (EER) and bias adaptation, have
been explored extensively. However, these methods require the use of external con-
trol circuits and signal processing, resulting in an increased level of design complexity.
Therefore, it is desirable to develop better efficiency enhancement schemes that over-
come the limitations of existing techniques.
For linear power amplifier systems, the Doherty amplifier is normally considered
a method to improve efficiency in the low-power regime. The most interesting feature
of the Doherty amplifier is that it can function without additional components or
circuits. This “self-managing” characteristic of the Doherty amplifier has made its
implementation attractive for various applications. However, the Doherty amplifier
can achieve an efficiency improvement of only up to 6 dB from maximum system
power.
In this work, a new technique called the “multistage Doherty amplifier,” which
applies the concept of the Doherty amplifier, is developed to extend the efficiency im-
provement capability beyond the classical design. This work presents a thorough anal-
ysis of the multistage Doherty power amplifier and an implementation of a three-stage
Doherty power amplifier system with significant efficiency enhancement at backed-off
conditions to meet the WCDMA uplink standard specifications. It is shown that, by
following the given analysis, performance of the multistage Doherty amplifier can be
achieved with great correlation to ideal simulation. The practical issue of AM/AM
distortion regarding the choice of device periphery is explored and described mathe-
matically and proven through a design prototype.
In addition to the multistage Doherty amplifier, a new efficiency enhancement
3
scheme is developed using the concept of device periphery adjustment to minimize
dc power consumption. The concept is developed based on previously available tech-
niques, including the reduction of dc current by stage bypassing and current level
switching. In this proposed technique, the dc current is optimized between the level
required for maximizing device performances and the current needed to produce suffi-
cient required output power. This concept has been further implemented in designing
1.9-GHz linear power amplifiers in CMOS and SiGe processes. The design illustrates
a compact integration of a power amplifier and an efficiency enhancement scheme that
helps improve efficiency up to a very low-power level. In addition, the linearity en-
hancement in a FET amplifier using the cancellation of nonlinear current components
is adopted to enhance the benefit of using a multiple-device amplifier.
Another important concern in designing RF power amplifier circuits is the avail-
ability of an accurate large-signal model. In CMOS RF power amplifier design, the
available BSIM3v3 model from process manufacturers does not provide enough ac-
curacy in RF applications because of the lack of gate resistance and substrate resis-
tance models. Therefore, an important part of this thesis is devoted to the MOSFET
transistor modeling. In the model development, the BSIM3v3 model is modified to
include additional parameters such as gate resistance and substrate resistance com-
ponents, which are extracted from S-parameter measurements. Modeling accuracy is
clarified by the comparison of simulation results to S-parameter measurements and
large-signal measurements such as power sweeps and load-pull measurements.
1.2 Organization
The rest of this thesis is organized as follows. Chapter 2 briefly describes the basics
of efficiency enhancement techniques in linear RF power amplifiers. The classes of
operation in RF power amplifiers are explained in some detail. This shows how the
difference in bias point and output termination can lead to the change in amplifier
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efficiency. Furthermore, efficiency enhancement techniques are discussed and com-
pared to show the advantages and drawbacks of each approach. Main techniques to
be discussed are the envelope elimination and restoration, the bias adaptation, the
Doherty amplifier technique, and the outphasing technique. In addition, practical
design issues in RF power amplifiers including device modeling, load-pull measure-
ment technique, and other important considerations in RF power amplifier circuits
are described to support the conventional approach in RF power amplifier design.
Chapter 3 describes the Doherty amplifier concept and mathematical approaches
for understanding the Doherty amplifier function. The basic concept is further ex-
ploited to analyze the multistage Doherty amplifier, where the order of the design
is enhanced for better efficiency improvement. The design of a three-stage Doherty
power amplifier is demonstrated and verified with measurement results that empha-
size the success of the approach in improving the efficiency of RF power amplifiers
for modern communication systems.
Chapter 4 is devoted to the development of scalable large-signal MOSFET mod-
els for RF applications. It starts with a general concept of MOSFET modeling and
describes the need for further improvements of the current BSIM model for RF and
microwave applications. Issues such as gate resistance, non-quasi static effects, and
substrate coupling effects are explained with suggested solutions. The methodology
for small-signal modeling and its parameter extraction are also given in details. The
extraction results are shown and further used in the implementation of large-signal
MOSFET models based on the BSIM3v3 approach. The proposed model incorpo-
rates scalable gate resistance and scalable substrate resistance networks to improve
the accuracy of the BSIM3v3 model at higher frequencies. The proposed substrate re-
sistance model alleviates the complexity in modeling substrate coupling effects and is
also further simplified to be used with the BSIM3v3 model without any adjustment in
the core model, thus making it easier for model implementation. Several results from
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small-signal S-parameter measurements and large-signal load-pull measurements are
made available for model verification.
Chapter 5 focuses on the design and implementation of the device periphery ad-
justment technique for efficiency enhancement of power amplifiers at the integrated-
circuit level. The chapter starts by introducing existing methods used in today’s RF
power amplifier integrated circuits before the proposed concept is explained. Then,
the implementation of the technique in CMOS and SiGe processes is shown and
described in details. This also includes the design of matching networks, biasing cir-
cuits, and practical design issues. Measurement results are provided to ensure the
performance of the design in overcoming the low-efficiency problems in the low-power
region. In addition, the analysis of linearity enhancement using the concept of non-
linear cancellation that is possible in FET amplifiers is described and demonstrated
with two-tone measurements. Finally, Chapter 6 summarizes the contributions of the
dissertation and provides ideas for future research in this area.
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CHAPTER 2
BASICS OF EFFICIENCY ENHANCEMENT
TECHNIQUES IN RF POWER AMPLIFIERS
2.1 Classes of Operation in RF Power
Amplifiers
Power amplifiers are classified into several classes of operation depending on the out-
put current waveform as shown in Fig. 2. Class-A amplifier operates in full input and
output ranges where the current waveform has no clipping or distortion, which makes
it a perfect operation for an amplitude-modulated signal. However, it requires higher
quiescent current and becomes less efficient compared to other classes of operation,
thus limiting its use in mobile applications.
In class-B operation, the amplifier draws current during only one-half of the input
drive interval and the transistor is on for half of the cycle. Therefore, the transistor
consumes less power than class-A operation and is more efficient. Class-B amplifiers
are less linear than class-A because of the signal distortion (current clipping). If
both linearity and efficiency are concerns, a better option is to operate the amplifier
between the class-A and class-B region to alleviate linearity issues while still having
better efficiency than class A. This region of operation is called class AB, where
the current is drawn for more than half of the cycle but not as much as in class
A. Sometimes the behavior of the current waveform is explained by using the term
“conduction angle”, θ , where 360◦ is for class-A operation and 180◦ is for class-B.
Class-AB has a conduction angle between 180◦ and 360◦. Since the class-AB operation
is more efficient than the perfect class A and is more linear than class-B, it is often































Class A Class AB Class B Class C
Figure 2: Voltage and current waveforms of power amplifier in different classes of
operation.
If the transistor operates for less than half of the cycle or with the conduction
angle smaller than 180◦, it is called class-C operation. Class-C operation is highly ef-
ficient, and mostly used in nonlinear applications, especially in the constant-envelope
modulation where only the phase of the signal is used to convey data. Class C is not
suitable for linear operation because of strong distortions in signal amplitude.
The maximum drain efficiency (η) of an amplifier can be calculated as a function






The maximum drain efficiency of class-A amplifier (θ = 360◦) is 50% and will be
higher for smaller conduction angle toward class B (θ = 180◦; η = 78.5%) and C (θ
= 0◦; η = 100%). However, the output power to the load will drop rapidly when η
approaches zero, as given by [32]
Pout ∝ θ − sinθ
1− cos(θ/2) (2)
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Therefore, it is not possible to use class-C bias to achieve 100% efficiency while
giving full power, thus limiting its use in applications that require both high efficiency
and high power.
For constant-envelope operation, efficiency can be improved by the use of har-
monics to shape the waveform. Such an approach can be applied to class-A operation
by overdriving the input signal and terminating the output harmonics to make the
drain voltage similar to a square wave. This is sometimes called an “overdriven class-
A amplifier”, which is different from class AB since the transistor is still biased in
class A (bias point locates at the midway between the cutoff and the saturation.) In
this case the drain voltage has sharper edges (smaller rise time and fall time) than a
normal sinusoidal waveform, thus reducing the overlap between output current and
voltage waveforms, and eventually increasing the efficiency.
The concept of reducing the overlap between voltage and current waveforms has
been applied to operate a transistor as a switch, sometimes called a “switching am-
plifier”. In an ideal switch, the current and voltage across the switch are not present
at the same time, therefore contributing zero power dissipation. This concept is used
in class-D, -E, and -F amplifiers. Class-D amplifiers use transistors to switch between
point A and B in Fig. 3, resulting in a square waveform across the switch without
the coexistence of current. Each switch conducts a half sine wave that is combined
to form a full sine wave in the series LCR resonator. Class-D is normally used in the
low-frequency range (10 - 30 MHz region) where parasitic reactances of the switch
are not an issue. Practical problems are mainly the control of switches that must
be synchronous with no overlapping interval to avoid leakage current and unwanted
dc dissipation. Also, even though the ideal efficiency of class-D amplifier can be as
high as 100 %, the non-zero saturation voltage of the transistor will cause power
dissipation and decrease efficiency.



































Figure 3: Class-D operation; (a) schematic diagram, (b) push-pull class-D amplifier,





























Figure 4: Class-E operation; (a) schematic diagram of class-E amplifier, (b) voltage
and current waveforms of class-E amplifier.
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through itself and the current charging the output capacitor (Cp) to create output








The voltage peaks at the zero crossing of capacitor current and is a function of the
selected angle (α) and closing time of switch (β). Performances of Class-E amplifier
are dependent on these factors and also strongly determined by output matching
design. Ls and Cs form a resonant circuit to filter the sine wave output to the load
RL. The Cp is important in determining the peak voltage and the maximum operating
frequency for the circuit to operate with 100% efficiency. It has to satisfy the condition
that no voltage and current overlap, meaning that the Cp must be fully discharged
before the next switching cycle starts. A significant downside of the class-E amplifier
is the peak voltage (Vp) that can be as high as 3 - 5 times of the supply voltage. This
requires the use of high breakdown transistors or some special treatments such as the
stacking of transistors. The detail analysis of efficiency in class-E operation can be
found in [49, 59].
Another class of switching amplifier, class-F, has a lot of similarities to the over-
driven class-A amplifier. The differences are the input drive that should be as close
to the square wave as possible to sharpen the edges of drain current waveform (or
half sine wave input as of an overdriven class-B bias) and the output termination
where either odd or even harmonics are terminated (see Fig. 5). In this case, the
fundamental short circuit and the even-harmonic short circuit will form the square-
wave voltage across the drain-source terminal of the transistor. This reduces the
overlap between output voltage and current, thus boosting the efficiency up to 100%
in principle. Similar results can be achieved if the odd harmonics are filtered out and






















Figure 5: Class-F operation; (a) schematic diagram of class-F amplifier, (b) voltage
and current waveforms of class-F amplifier.
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instead of a rectangular waveform.) Practically, the quarter-wave transmission line
is used to short even harmonics in addition to the main purpose of supplying bias
current. The advantage of the class-F amplifier over the class-E amplifier is the max-
imum drain voltage that is just twice the supply voltage. Further details of class-F
design are available in [52].
2.2 Efficiency Enhancement Techniques for RF
Power Amplifiers
Conventional linear power amplification has low efficiency at low drive power while
having signal distortion at the power level close to the maximum output power. The
low efficiency issue can be solved by using efficiency enhancement schemes developed
since 1930s and used widely in high-power tube amplifiers. In the case of high-
power tube amplifiers, the low efficiency problem leads to excessive heat dissipation
at the point where the input power is backed off from the maximum level. This is
because the dc power consumption is fixed, while the output power decreases. The
consequences are the increase in maintenance cost for cooling systems and electrical
usage. Nowadays, not only the low efficiency problem still remains in high-power,
solid-state amplifiers for base stations but it has also become a critical issue in low-
power linear RF power amplifiers for personal and mobile communications, where the
dc power source is limited.
To date, several efficiency enhancement techniques have been developed with dif-
ferent approaches and levels of complexity. Depending on the target application, some
techniques may be more suitable than others and sometimes they can be combined
for improved results. There are a number of commonly used techniques: envelope
elimination and restoration (EER) [27], bias adaptation technique, Doherty amplifier
[18], and Chireix’s outphasing technique [13]. These techniques are briefly explained






















Figure 6: Envelope Elimination and Restoration system; (a) system configuration,
(b) implementation of the output stage by low-frequency feedback amplifier.
2.2.1 Envelope Elimination and Restoration
The envelope elimination and restoration (EER) uses the benefit of high efficiency in
a nonlinear amplifier to build a linear amplifier system as illustrated in Fig. 6. Input
signal is passed through a limiter before amplifying with high-efficiency nonlinear PA.
The dc supply of the nonlinear PA is modulated with the envelope amplitude of the
input signal. The limiter is used to minimize the chance of AM-PM distortion which
may occur if the input signal to the nonlinear amplifier is too high. The output signal
in this case will have the amplitude proportional to the dc supply voltage with the
phase characteristic of the input signal.
However, there could be many problems in realizing this technique. First, the
phase and gain mismatch between two paths must be minimized. This is difficult
to obtain from different circuits operated at different frequencies. Second, the dc
controller that generates control current and voltage for the PA may not operate at
100% efficiency and has limited bandwidth which may not be adequate for multichan-
nel signal. Other problems are the limiter circuit and nonlinear capacitance of the












Figure 7: Bias adaptation system.
AM-PM distortions.
2.2.2 Bias Adaptation
Bias adaptation scheme is similar to the EER scheme described previously. However,
the limiter circuit is unnecessary, as shown in Fig. 7. Instead of using a nonlinear
amplifier, the transistor is operated in a linear condition where the dc supply voltage
is modulated with the input signal envelope. The difference between this technique
and EER is the RF input signal that contains both amplitude and phase information.
The supply voltage control has more flexibility than the EER technique because it
does not have to perfectly match with the input envelope, which allows more errors
and design relaxation, with a trade-off in lower drain efficiency. Since the amplifier
is biased in linear operation (class A or AB), one of the problems is the transistor
performance degradation such as the reduction of gain when operated in low-current
conditions. Gain reduction is usually observed when the current density of a device is
lowered from the optimum value, which consequently reduces PAE. Also, the design
of a highly-efficient dc modulator with high output voltage and current is a challenge.
Nevertheless, this technique is more attractive because it is simpler and more practical
than EER, and has already been implemented in several RF applications in today’s

























Figure 8: Doherty amplifier system configuration.
2.2.3 Doherty Amplification Technique
The Doherty amplifier is one of the very first techniques that adopts the idea of a
multiple-transistor approach to solve the low-efficiency problem of linear RF amplifiers
in low-output power region. Linear operation such as class A or AB has nearly-
fixed dc power consumption which is not proportional to the RF output power and
therefore becomes inefficient at low power. The Doherty amplifier uses more than one
amplifier to operate at different power levels. Each amplifier is biased into different
bias conditions and designed to have different load terminations so that it can be
optimized for multiple power levels. The conventional Doherty amplifier design uses
two amplifiers to compromise between efficiency and linearity in low power and high
power regions (see Fig. 8).










Figure 9: Chireix’s Outphasing amplifier system.
each amplifier. Its operation is actually controlled by the input power level, without
any use of external control or adjustment. This is the critical design requirement of
the Doherty amplifier, which makes it attractive to circuit designers. In addition,
the output termination of each amplifier is controlled by the loading of output power
from another amplifier and the transformation of impedance over a quarter-wave
transmission line. The output termination will be automatically adjusted to maximize
the efficiency for a wide range of power levels. The details of the Doherty amplifier
design are described in Chapter 3.
2.2.4 Chireix’s Outphasing Technique
This technique is sometimes called the linear amplification using nonlinear compo-
nents (LINC) because it uses two nonlinear amplifiers to amplify two input signals
with different phases, which are finally combined at the output to regain an amplitude
and phase modulated signal, as illustrated in Fig. 9. The concept of this technique
was developed in 1935 by Chireix [13]. The idea initiates from a trigonometric rela-
tionship:











in that if the input signals given to each amplifier are
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S1(t) = cos(ωt + cos
−1[A(t)])
S2(t) = cos(ωt− cos−1[A(t)])
(5)
which are phase-modulated signals generated from the initial input signal Sin, where
Sin(t) = A(t)cos(ωt); A(t) is the input amplitude. If the gain of each amplifier is G,
the output signal after the recombination can be written, using (4) and (5), as
Sout(t) = G{S1(t) + S2(t)}
= 2GA(t)cos(ωt)
(6)
which is the amplitude-modulated input signal that is amplified by a factor of 2G. If
the initial input signal is also phase-modulated, by the relationship of (4), the phase
information will be restored at the output without any change. High-efficiency non-
linear amplifiers can be used here as long as their output performances are identical.
The important component in this technique is the AM-PM modulator that is
required to generate signal in (5), where the input signal amplitude is transformed into
phase deviation. More importantly, the output design of this technique is critical in
that a simple signal combiner cannot be used at the output since the signal from each
amplifier is not synchronous in phase. This, however, has been solved by a reactance-
compensation load design technique that further results in improved efficiency in the
back-off region, which is actually the key of this technique. In-depth details of the
load design and other practical issues are available in [14, 50, 77].
2.3 Basics of RF Power Amplifiers Design
2.3.1 Transistor Modeling
Device modeling is extremely important to the success in circuit designing. A critical
step in the circuit design is how to ensure a close agreement between circuit simula-
tion and actual measurement results. The way to achieve this goal is through the use
of accurate device model. In device modeling, there are many concerns ranging from
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device physic behaviors up to the electrical interactions between interconnections. In
the view of device physics, there are important first-order effects that include the
behaviors of charge and field in p-n junctions and second-order effects such as tem-
perature related issues. Modeling of interconnection includes electrical characteristics
occurring outside of the p-n junctions to the connecting metal layers and bondwires,
which can be very complicate at extremely high frequency.
Transistor modeling for RF power amplifiers is a challenging task since the large-
signal behavior is difficult to be modeled accurately. Moreover, transistor device
usually operates up to the the maximum limitation of operation between the device
breakdown and the triode region, which further aggravates the modeling errors be-
cause those regions of operation are more difficult to predict and model than the
normal operation region. Therefore, in many cases the large-signal models are de-
veloped based-on the curve-fitting of suitable measurement results including dc IV-
characteristic, pulse IV measurements, and multi-biased S-parameter parameter ex-
tractions. This is sometimes called empirical device modeling as opposed to physical
device modeling that models the transistor by physic-based charge and field equa-
tions. The empirical device model is used widely for RF large-signal applications
[1, 9, 57].
Nevertheless, one benefit of a physical model is that each parameter is physically
meaningful, which is important for the understanding of device behavior and easier
for identifying model errors. Moreover, it can be helpful for future development of
device of the same technology. Therefore, sometimes the benefit of physical model
are combined with the accuracy of empirical model. This creates a semi-empirical
model that combines the physical insights with some empirical parameters. In some
applications, the table-based or look-up model, which is developed experimentally,
can be used. However, such model contains parameter values characterized within a
specific operation region and thus having a limited use and lack of scalability.
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The choice of model development depends on the application it is intended for.
Basically, it is a trade-off between model accuracy, the application, and the complex-
ity. In general, physic-based models are suitable in many applications but may not
be as accurate as empirical models when coming to the RF power amplifier area.
Empirical model can be tailored to accurately model the large-signal and nonlinear
device characteristics without having to model the transistor noise behaviors, which
are generally not necessary for RF power amplifier design, and thus saving tremen-
dous amount of time and effort. In the other hand, modeling the linearity or memory
effects of an amplifier may be too complicated for large-signal model and may need
the use of table-based model. Therefore, it is important to select the choice of model
considering the final application and the efficient flowing of design cycle.
2.3.2 Load-pull Measurement Techniques
In RF power amplifiers, load termination is an essential factor to determine the max-
imum output power and efficiency. The calculation of optimum load (Ropt) can be





where Vdc and Idc are output bias voltage and current, and Vknee is the knee voltage.
With this Ropt the maximum output power (Pmax) and maximum drain efficiency












If Vknee is zero for an ideal case, the ηmax will be 50%. Therefore, it is clear









Figure 10: Ideal dc load line for the calculation of optimum load.
maximum efficiency is 50%. The load-line theory assumes the maximum distortionless
sinusoidal swing of voltage and current within the range between Vmax and Vknee and
between Imax and 0. This load line approximates the movement of output voltage
and current without considering any transistor performance and characteristic. Once
the load or the bias deviates from this calculation, the waveform will be distorted and
the amplifier will finally be in other classes of operation.
However, the device actually does have parasitics and non-zero output conduc-
tance as well as external parasitic effects from bondwires and package, which eventu-
ally alter the load-line contour. Therefore, the load-line theory is used only for getting
a rough estimate of the load. A better way, and possibly the most effective way, to
achieve an actual value of load termination is from the load-pull measurement.
Load-pull measurement uses impedance tuners to vary the input and output
impedances seen by the transistor and measures performances such as reflected and
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Figure 11: Load-pull system configuration.
delivered powers, output power, dc consumption, power-added efficiency, intermod-
ulation levels, and other parameters. The typical setup of load-pull components is
illustrated in Fig. 11. Measured transistor performances are used to construct con-
tours where the impedances of optimum termination with maximum desired perfor-
mances can be identified at the location around the center of the contours as shown
in Fig. 12. The desired performances depend on target application, which could be
maximum gain, maximum output power, maximum PAE, or maximum linearity.
Load-pull measurement is an ultimate tool that effectively considers all charac-
teristics of the device and expresses the results from the actual working conditions.
The load-pull system normally involves with many equipments and is usually costly
and complicate. Even though the load-pull seems to be the best approach for RF
power amplifier testing, there are still practical problems, for example, parasitics of
the components and biasing networks causing oscillation, which sometimes may not
be removed by system calibration. There are also some limitations in the maximum
range of reflection coefficient the system can operate up to. Nevertheless, with a care-
ful system setup to minimize parasitics and mismatches, the load-pull measurement
is a great tool and still the most favorite approach for RF power amplifier design in
both IC and system levels. Some commercial RF simulation software have embed-
ded the load-pulling capability into the circuit simulator, thus enabling the load-pull
technique in an economical way. However, this will require an accurate large-signal
transistor model. Also, the large-signal envelope simulation is prone to convergence
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Figure 12: Load-pull measurement result.
problems in the calculation process, which may lead to misleading results. Therefore,
it is more effective to use load-pull simulation as a first step before measuring the
device in the actual load-pull setup.
2.3.3 Power Amplifier Design Considerations
Designing a power amplifier involves many issues including matching network design,
transistor device selection, biasing network, linearity, stability, and so on. If the
output power level and the power gain requirement are high, multiple-stage design
may be adopted. The choice of device selection is limited to the availability from
manufacturers if using off-the-shelf transistors, but not limited for the design in MMIC
process. Device size is an important variable for output performances such as output
power, power gain, efficiency, and linearity. However, it is difficult to pin point
the optimum size for a certain output power since this is dependent on device type
(FET, BJT, or HBT) and process (Si, SiGe, GaAs, and etc.), as well as the class
of operation. The practical approach is to conduct load-pull measurements on test
devices and determines experimentally for certain characteristics. This process will
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also give information on bias point and matching conditions that are useful for further
designing of bias and matching networks.
The matching network is designed to match the ultimate load or source (50 ohms,
for instance) to the optimum impedance at the transistor’s input and output. The
choice of topology (L-, T-, or π-network) depends on the bandwidth requirements and
the possible incorporation of matching components with biasing chokes and dc block-
ing capacitors. For many times, multiple sections are used to enhance the bandwidth
to cover a broad range of communication bands such as those for satellite communi-
cations. In personal and mobile communications, small sections of matching network,
which offer just enough bandwidth to cover a specific frequency range, are used to
minimize the cost and design area.
For multistage power amplifiers, there is always a problem in the design of in-
terstage matching network. To give an example, a two-stage power amplifier has a
problem in that the optimum matching impedance for the first stage, obtained from
the load-pull simulation or measurement, is not exactly the conjugate match of its
output impedance as in the case of the small-signal amplifier. For low-power ampli-
fiers (30 dBm or less), this problem is not substantial as the first stage is assumed
to be in a small-signal condition and the conjugate match assumption is acceptable.
However, the assumption may be incorrect as the power level increases, and the de-
sign may have to rely solely on blind simulations, in which the accurate large-signal
model has to play an important role. Therefore, frequently, designing a high-power
amplifier is based mainly on brute-force approach and designer experience.
Biasing circuit is also important in controlling bias current level to satisfy output
power requirements. For class-AB operation, it also controls the degree of gain ex-
pansion and nonlinear cancellation leading to intermodulation sweet-spot, which is
a result of the cancellation between signals generated from nonlinear components in
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the transistor. Moreover, the input impedance of biasing circuit has a strong influ-
ence on the memory effect that generates sideband asymmetry. In general, the bias
circuit for FET amplifiers can be implemented using voltage-reference circuit. For
bipolar amplifiers, current mirror circuit can be designed for class-A operation. For
other classes of operation, it has to be designed so that the base bias current can
change rapidly in a wide range to satisfy the dynamic movement of bias point. In
addition, a temperature-compensated and process-invariant bias circuit is necessary
in the product-level development to ensure the power amplifier performances over a
possible range of operation [62].
Another important issue in power amplifier design is the stability. Stability de-
pends mainly on the device itself which includes characteristics such as forward and
reverse gain or loss, parasitics, and internal feedbacks. These factors can be expressed
through a two-port network using S-parameter. In a small-signal amplifier, the device
S-parameter is used mainly to calculate conjugate matches and gain of the circuit.
In a large-signal circuit, the device behavior is dynamic and cannot rely on a single
set of small-signal parameter. However, S-parameter is still a useful information to
determine an estimate of amplifier stability and has been used widely. Stability of
the amplifier can be ensured if the following expressions are satisfied [56]:
k =
1− |S11|2 − |S22|2 + ∆2
2|S21||S12| > 1 (10)
|S11| < 1 (11)
|S22| < 1 (12)
where k is the Rollett stability factor (or k-factor) and ∆ = S11S22 − S12S21.
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These equations were developed with a physical meaning that the amplifier, as-
suming a conjugate matching condition, must not be connected to a negative resis-
tance where passive matching cannot be realized. The negative resistance termination
will lead to unstable operation, which is possible if k < 1. In the case of device with
k < 1, modifications can be made to increase the k such as the insertion of nega-
tive feedbacks to reduce device gain. Sometimes it is effective to reduce the device
parasitic to enhance k-factor by improved layout design. It is also possible that the
k-factor is greater than one in the operating frequency but falls off outside the inter-
ested range, which usually happens in the low-frequency range. In the high-frequency
range, k-factor is usually greater than one because the device exhibits lower gain. Fur-
ther design techniques such as low-frequency bypass network, for instance, have to be
implemented to ensure the condition of k > 1 for every frequency. In the multistage
amplifier design, k-factor of individual stages and the combined stage must satisfy
the above conditions to guarantee the stability.
Electrostatic discharge (ESD) protection is also an important concern for RF
power amplifier design. However, ESD protection circuit usually introduces addi-
tional parasitics and occasionally has low impedance compared to load and source
terminations. Therefore, the use of ESD protection is limited in RF power amplifier
design. Some forms of ESD protection such as a series of reverse-biased diodes may be
implemented at the input port where the signal amplitude is small. However, signal
level at the output is usually much larger where special designs of ESD protection
circuit may be used if necessary. More importantly, the main concern at the power
amplifier output is the voltage standing-wave ratio (VSWR), which is introduced by
the mismatch of the load. This sometimes arises from the absence or wrong condi-
tions of the antenna. Device may not survive if the VSWR is higher than 10:1, where
output voltage exceeds breakdown levels. In this case, devices with higher breakdown
voltages such as those developed from GaAs-based processes are more favored than
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those from SiGe- or CMOS-based processes. Special circuit implementation or device
modification such as the engineering of collector is necessary for Si-based device to





3.1 Doherty Amplifier Technique
The Doherty amplifier was first introduced in 1936 by W. H. Doherty as a method to
improve the efficiency of linear amplifiers in the back-off region for tube amplifiers.
The basic idea is to provide high impedance termination to force the amplifier to reach
an early saturation once in the back-off region. Then the impedance termination is
gradually reduced and allow the increase of output power while keeping the amplifier
in the saturation. This can maintain maximum drain efficiency until the amplifier
reaches its maximum operation level. The concept requires an adjustable impedance
transformation network that can be realized using a quarter-wave transmission line
and two amplifiers (called a carrier amplifier and a peak amplifier), as illustrated in
Fig. 13.
The operation can be mathematically explained by the impedance transformation





















where Zin is the input impedance looking into the quarter-wave transmission line, Z0
is the characteristic impedance of the transmission line, and ZL is the load impedance
connected to another end of the transmission line. In the classical Doherty amplifier
(Fig. 13), the transmission line used to perform the Doherty operation (the operation
of automatic load-line adjusting) is connected to the output of the carrier amplifier.
The quarter-wave transmission line at the input of the peak amplifier is just to com-
pensate for the phase delay between two signal paths, so that the output signal from
each amplifier will be added constructively at the load RL.
The conventional Doherty amplifier has specified the point where the amplifier first
saturated to 6 dB below the maximum output power of the system. This means the
impedance presented to the carrier amplifier is terminated with 4RL in the low-power
region in which the characteristic impedance of 2RL is required for the quarter-wave
transmission line. At first, the carrier amplifier, which is biased in class A/AB, is
only in operation where the peak amplifier, which is biased below the threshold level
(class C), is not yet operating. Once the input level has reached the predetermined
level (6 dB back-off), it will turn on the peak amplifier. (To do this, the bias of the
peak amplifier needs to be adjusted so that it will promptly turn on at 6-dB back
off. However, this may vary from 6 dB in practice.) Consequently, the impedance
level presented to the carrier amplifier will be decreased from the turning on of this
peak amplifier. With the increased input drive, the impedance transformed to the
carrier amplifier will be constantly decreased until the system reaches the maximum
power level. At this point, both carrier and peak amplifiers will see a terminating
impedance of 2RL, while the peak amplifier also reaches its saturation. This implies
the same amount of power from each amplifier at the maximum system output power
and, since both amplifiers are in saturation, the drain efficiency of the system will
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Figure 14: Drain efficiency of the classical Doherty amplifier.
reach the maximum level, as shown in Fig. 14.
3.2 Multistage Doherty Amplifier Technique:
Analysis and Design
From the last section, it is shown that the conventional design has an efficiency
improvement limitation up to 6 dB from the maximum output power level. For some
modern communication standards, the average transmitted output power is in the
range of 9-12 dB. Statistically, the power usage profile shows that most of the time the
communication equipment operates at a power level far below the maximum power.
Therefore, the 6 dB back-off efficiency improvement of the conventional Doherty
amplifier is insufficient and results in poor system efficiency. In this section, a method
to improve the efficiency of the amplifier in a greater back-off level than a conventional
Doherty amplifier is proposed and is called the “multistage Doherty amplifier”.
The multistage Doherty amplifier (Fig. 15) uses more than one peak amplifier,
with quarter-wave transmission lines to combine their output power. An active load-
pulling effect is created as different amplifiers turn on at different power levels. In



































Figure 15: Schematic diagram of the multistage Doherty amplifier.
impedance of the quarter-wave transmission lines required for Doherty operation.
These impedance values depend on the level of back off and can be calculated using
the following set of equations:








where i = 1,2,3,. . .,N -1; k = 1 (for odd i) or 2 (for even i); N is the total number of
amplifier stages; and Bi is the back-off level (positive value in dB) from the maximum
output power of the system at which the efficiency will peak. The maximum level
of back off (BN−1) is set by the carrier amplifier. The number of efficiency peaking
points is directly proportional to the number of amplifier stages used in the design.
3.2.1 Principle of Operation
To simplify the analysis, the equivalent circuit of the three-stage Doherty amplifier
with an ideal current source to represent each amplifier, as shown in Fig. 16, is used
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in the derivation. The design equations for an N-stage Doherty amplifier can easily
be generalized from this analysis.
From Equations (14) and (15), the characteristic impedance of each output quarter-
wave transmission line is found to be
Z01 = γ1RL (16)






The phase of the peak amplifier output currents, iP1 and iP2, must lag that of the
carrier amplifier output current, iC1, by 90 and 180 degrees, respectively, for proper
Doherty amplifier operation. This is achieved by inserting additional transmission
lines at the input of each peak amplifier. By doing so, the signal from each amplifier
will be added constructively at the output load.
The operation of a three-stage Doherty amplifier can be separated into three
regions: low-power operation, where only the carrier amplifier is turned on; medium-
power operation where the carrier amplifier and peak amplifier #1 are both turned
on; and high-power operation where all the power amplifiers are turned on. At low-
power operation (Fig. 16(a)), where all the peak amplifiers are in the off state and

















































































































Figure 16: Equivalent circuit of the three-stage Doherty amplifier at (a) low-power
operation, (b) medium-power operation, (c) high-power operation.
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Assuming the system supply voltage is VDD, the maximum output power at the load





For the case of the three-stage Doherty amplifier, with peak efficiency at 6 and 12 dB
back off (B1 = 6 and B2 = 12), the values of γ1 and γ2 are 2 and 4, respectively. At this
point, the maximum power from the carrier amplifier will be 1/16 of the maximum
possible system power. Since the other amplifiers are still turned off and the carrier
amplifier is in saturation, the entire output power will be delivered only from this
amplifier and therefore the overall efficiency is equal to the maximum efficiency of the
carrier amplifier.
In the medium-power operation region (Fig. 16(b)), the impedances presented at
the output of each amplifier can be analyzed using power conservation analysis. It
can be considered that the output power delivered to the load RL (in Fig. 16(b)) is
equal to the combination of the output power delivered from the carrier amplifier and





































P1, which is equal
to Z201/RL. Since R
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C1, the expression for R
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Using (24) and (25), RmC1 and R
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a1γ2 − γ1RL (29)




C1, which has a value between γ1/γ2 (when only the carrier amplifier
saturates) and 1 (when both carrier and peak amplifier #1 saturate), assuming every
amplifier uses the same drain bias voltage of VDD. For the case of the three-stage
Doherty amplifier, with γ1 = 2 and γ2 = 4, R
m
C1 will reduce from 16RL to 8RL at
the saturation of peak amplifier #1 because of the load-pulling effect resulting from
the turning-on of peak amplifier #1. Also, peak amplifier #1 is presented with a
transformed impedance RmP1 of 8RL. Therefore, the total output power, which is
delivered equally from both amplifiers, will be 1/4 of the maximum output power
(i.e., 6 dB back off) and will result in an efficiency peak (equal to the maximum
efficiency) since both amplifiers are in saturation.
In the high-power region (Fig. 16(c)), peak amplifier #2 is in operation and pro-
duces a load-pulling effect on the other amplifiers. An analysis of the terminating
impedance to the output of each amplifier can be done similarly to the medium power
case, resulting in the following design equations:
RhC1 = γ1γ2RL (30)
RhP1 =
γ1γ2
a2γ2 − 1RL (31)
RhP2 =
a2γ1
a2γ1 − 1RL (32)
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P1, which has a value between 1/γ1 (when peak amplifier #1 sat-
urates) and 1 (when all amplifiers saturate). For the three-stage Doherty amplifier
with γ1 = 2 and γ2 = 4, R
h
P1 decreases from 8RL to 8RL/3 when peak amplifier
#2 has reached saturation, while the RhC1 remains unchanged. At saturation, R
h
P2
is equal to 2RL, which enables half the total system output power to be delivered
from peak amplifier #2. The rest of the output power is delivered from the carrier
amplifier and peak amplifier #1 in the ratio of 1:3.
It is suggested that the value of RL should be determined by considering the
amount of power delivered to the load RL from the peak amplifier stage #(N -1),
since this peak amplifier will contribute more power compared to other stages. Using
(32), peak amplifier #(N -1) will be terminated with the optimum matching condition





where Ropt P#(N−1) is the optimum termination of peak amplifier #(N -1).
3.2.2 Efficiency Calculation
The efficiency of the three-stage Doherty amplifier can be calculated using power
conservation analysis. For low-power operation (Fig. 16(a)), using (20) and the re-



























This implies a peak efficiency at vlL = VDD/γ2 or PL = 1/γ
2
2 of the maximum
output power of the system (ηl = 78.5% for a class-B amplifier). For medium-power
operation (Fig. 16(b)), dc current consumption of the carrier amplifier and peak














































From (38), there exists another peak in efficiency at vmL = VDD/γ1 or PL = 1/γ
2
1
of the maximum output power of the system. Similarly, for high-power operation
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(classical DPA) 
Figure 17: Drain efficiency of the multistage Doherty power amplifier (DPA) using
class-B amplifiers (γ1 = 2, γ2 = 4, γ3 = 4; γ = 4 for asymmetrical DPA [25]).

























< vhL ≤ VDD (42)
Equation (42) shows a peak in efficiency at vhL = VDD, which is at maximum system
power. For the general case of the N-stage Doherty amplifier, the drain efficiency can
be calculated similarly to the above analysis. The simulated drain efficiency of the
multistage Doherty amplifier using class-B amplifiers is illustrated in Fig. 17.
3.3 Practical Considerations in Multistage
Doherty Amplifier Design
In the Doherty amplifier, peak amplifiers are biased below the threshold so that they
will not be turned on before the input power has reached a predetermined level.
This means the operation of peak amplifiers has been forced into class C, which is
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known to typically have lower gain compared to the class-A/AB operation of the
carrier amplifier. Therefore, to achieve the required output power in each operation
region, two factors can be controlled: the input power to each amplifier and the size
of each transistor, which is related to current gain. It is possible to provide greater
input power to the peak amplifiers, which are biased in class C, to achieve the required
output power without creating AM-AM distortion. Nevertheless, the unequal division
of input power will reduce the amount of output power from other transistors, thus
reducing the overall gain. To avoid this, the current gain of each transistor must be
adjusted to compensate for the gain reduction in the class-C amplifier with minimum
alteration of the input power division. To illustrate this, the three-stage Doherty
amplifier described in the last section is used in the following analysis.
To maintain the gain level until maximum power operation, the periphery of
the peak amplifiers needs to be increased to compensate for fundamental current
reduction (assuming a fixed bias configuration is used). The fundamental component
of RF current (Ifund) is given by the following expression [14]:
Ifund =
Isat(θ − sin θ)
2π(1− cos(θ/2)) (43)
where Isat is the maximum current swing for class-A operation and θ is the conduction
angle.
Since Isat is proportional to the device periphery, using (39), (40), and (41), and
assuming that, in a general case, peak amplifier transistors are approaching class-B
bias at the peak system operation, the relative device periphery can be calculated to
be
Device periphery ratio = 1 : γ2 − 1 : γ2(γ1 − 1) (44)
(carrier amplifier : peak amplifier #1 : peak amplifier #2)
In practice, the periphery of the transistor for peak amplifiers may need to be larger
40



















Figure 18: Fundamental current as a function of conduction angle (A = relative
device periphery).
than the above calculated values as they may still be in class-C bias at maximum sys-
tem operation, as shown in Fig. 18. This can be determined experimentally depending
on the extent of back-off efficiency improvement and bias point design. Nevertheless,
the periphery of the carrier amplifier must be adjusted to provide sufficient output
power at the system’s maximum operating level and used as a reference for the peak







where DPC is the device periphery of the carrier amplifier and DPPLmax is the device
periphery of a class-A biased transistor that can deliver the system’s maximum power
to the load RL.
3.4 Measurement Results
To verify the analysis, a three-stage Doherty power amplifier with γ1 = 2 and γ2
= 4 was designed using GaAs FET devices and microstrip-based power combining



































Figure 19: Schematic diagram of the three-stage WCDMA Doherty power amplifier.
Fig. 19, with the actual board layout shown in Fig. 20. The three-stage Doherty power
amplifier is targeted for a class-1 WCDMA uplink standard with -33 dBc ACLR1 and
-43 dBc ACLR2 linearity requirements with 33 dBm maximum output power. The
input signal is divided equally by a microstrip Wilkinson power divider network before
feeding to the input matching network of each amplifier. Delay lines of 90 and 180
degrees are inserted at the input of peak amplifiers #1 and #2, respectively. The
design is tested with a single-tone signal at 1.95 GHz, the results of which are shown
in Fig. 21.
The choice of device periphery is calculated from (44) with the predetermined
back-off level improvement, which results in a ratio of 1:3:4. However, because of the
limitation of device availability, a device size ratio of 1:2:4 was chosen with the carrier
amplifier device W/L being 2400 µm/0.6 µm. The drain bias voltage for all GaAs
FET devices in this design is 10 V. The gate bias voltage of the carrier amplifier is set
to -1.64 V, which is above the pinch-off voltage of -2 V, for class-AB biasing. The gate
bias voltages of peak amplifiers #1 and #2 are adjusted so that the peak amplifiers
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Figure 20: Board layout of the three-stage WCDMA Doherty power amplifier pro-
totype using a device periphery ratio of 1:2:4. Each GaAs FET device has the same
package size of 3.8 mm × 4.2 mm.






























Figure 21: Measured output power, gain, and PAE of the three-stage WCDMA
Doherty power amplifier using a device periphery ratio of 1:2:4 at 1.95 GHz.
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PAE (3−stage DPA (1:2:4))
PAE (3−stage DPA (1:1:1))
PAE (Single−stage PA)
Figure 22: Comparison of PAE measurement results of the three-stage WCDMA
Doherty power amplifiers using different device periphery ratios at the frequency of
1.95 GHz (0-dB back off corresponds to output power of 33 dBm).
#1 and #2 are turned on at the backed-off levels of 12 dB and 6 dB, respectively.
The design achieved a linear power gain of 12.2 dB with 1-dB output compression
at 33 dBm. The 33-dBm output power level is defined as the 0 dB back-off level
in this work. At that point, the power-added efficiency (PAE) was measured to
be 48.5%. Also, the PAE was measured to be 42% at 6 dB back off, and 27% at
12 dB back off, which represents a PAE improvement of 2.5 times and 7.5 times,
respectively, compared to a single-stage class-AB design. The PAE at 12-dB back off,
shown in Fig. 22, is lower than the ideal simulation mainly because of the soft turn-
on characteristic of the peak amplifier devices, which contributes to more dc power
consumption at the low-power level. Nevertheless, these results show an impressive
PAE improvement in the back-off region. In Fig. 22, a 3-stage Doherty power amplifier
with γ1 = 2 and γ2 = 4 using the device periphery ratio of 1:1:1 was designed and
measured for giving a comparison. It is seen from Fig. 22 that a lower device periphery
ratio (1:1:1) results in poorer PAE improvement at the same back-off level.
The three-stage Doherty power amplifier is tested with a real-time WCDMA 3GPP
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Figure 23: Measured ACLRs of the three-stage WCDMA Doherty power amplifiers
using different device periphery ratios at 1.95 GHz.
signal using a chip rate of 3.84 Mcps. The output signal is measured with a raised
root cosine (RRC) filter with α of 0.22 and a bandwidth equal to the chip rate. The
adjacent channel power leakage ratio (ACLR) measurement results in Fig. 23 show
that the design meets the WCDMA ACLR requirements of -33 dBc (ACLR1) and -43
dBc (ACLR2) at 5 MHz and 10 MHz offset, respectively, up to a power output of 34
dBm. The ACLR1 and ACLR2 at the 33-dBm output power are measured to be -35
dBc and -47 dBc, which provide a few dB of margin over the linearity requirement.
Moreover, it can be noticed that the ACLR levels of the 3-stage Doherty power
amplifier with the device periphery ratio of 1:2:4 are higher than that of the 1:1:1
design since each amplifier stage is operated closer to its saturation, resulting in better
overall PAE. The 3-dB bandwidth is measured to be 160 MHz, dominated by the
quarter-wave transformer characteristic, with only ±0.5 dB output power variation
from center frequency in the WCDMA uplink frequency range (1.92 - 1.98 GHz), as
shown in Fig. 24. The ACLR is still within the specification in this frequency range
(Fig. 25).
Thus, the device size ratio of 1:2:4 obtained from ideal calculations results in
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3 dB bandwidth 
Figure 24: Measured output power of the three-stage WCDMA Doherty power
amplifier with a device periphery ratio of 1:2:4 versus frequency at the maximum
output power level (33 dBm at 1.95 GHz).





















Figure 25: Measured ACLR of the three-stage WCDMA Doherty power amplifier
with a device periphery of 1:2:4 versus frequency at the maximum output power level
(33 dBm at 1.95 GHz).
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dynamic     
biasing   
Figure 26: Bias voltage adjustment of the peak amplifier #2 with increasing input
drive level to alleviate AM-AM distortion.
a performance sufficient to meet the stringent WCDMA requirements. However, in
reality, the peak amplifier devices may not have reached class-B operation, as assumed
in the ideal-case calculations. It is possible to further enhance the performance of the
Doherty power amplifier by moving the bias point of the peak amplifier from class C
in the back-off region toward class B as much as possible by adjusting the gate voltage
with increasing input drive. In this design, peak amplifier #2, which was biased in
very deep class C, is now biased manually with a dynamic bias profile, as illustrated
in Fig. 26.
The measurement results of output power characteristics and linearity of the
dynamic-biased three-stage Doherty power amplifier are shown in Fig. 27 and Fig. 28.
It is seen that the results have improved in all respects. The ACLR levels at the out-
put power of 33 dBm have reduced from -35 dBc to -40 dBc and -47 dBc to -55 dBc
for ACLR1 and ACLR2, respectively. This is expected from the improved AM-AM
characteristics of the dynamically biased amplifier compared with the fixed bias am-
plifier, as observed from the output power curves in Fig. 27. It can be summarized
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Figure 27: Measured output power, gain, and PAE of the 3-stage WCDMA Doherty
power amplifier with dynamic biasing applied to the peak amplifier #2 (at 1.95 GHz).

















ACLR1 at −40 dBc 




Figure 28: Measured ACLR of the 3-stage WCDMA Doherty power amplifier with
dynamic biasing applied to the peak amplifier #2 (at 1.95 GHz).
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that with a correct choice of device periphery and appropriate biasing, the perfor-
mance of the multistage design can be as good as a perfect class A/AB single-stage
amplifier at maximum operating power, with improved PAE in the low-power region.
3.5 Summary
This work presents the design and analysis of a three-stage Doherty power amplifier
for WCDMA application, which shows a significant improvement in PAE in the low-
power region, compared to a single-stage design, while satisfying all the WCDMA
requirements. The design equations derived in this work can easily be generalized to
the design of an N-stage Doherty amplifier that mitigates efficiency degradation up
to even higher output power back-off levels. The analysis of power device selection
enables the achievement of near-perfect Doherty amplifier operation. For the design
of communication systems where efficiency enhancement is needed, the multistage
Doherty amplifier can be an interesting alternative to existing reported techniques.
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CHAPTER 4
LARGE-SIGNAL RF MOSFETS MODELING
4.1 MOSFET Device Models
Accurate device model is the key to a successful circuit design. In a transistor mod-
eling, device characteristics such as the behavior of charges and capacitances at dc
and higher frequency are important in obtaining accurate device model. There are
a number of reported models since the large expansion in development of digital ICs
in the late sixties. Today, there are several MOSFET models used in the integrated
circuit design industry. Some models are well known and recognized as an industry’s
standard model. An example of which is the BSIM model. In contrast, some mod-
els are well known to a smaller group of users (e.g. MOS Model 9 of Philips [47]).
In this work, the most widely used model, the BSIM model, is studied and used as
a core model. Even though the BSIM3 is dominant in MOSFET circuit design, it
will be shown from a theory and experiment that, still, the BSIM3 needs some nec-
essary improvements to be suitable for CMOS circuit design at RF and microwave
frequencies.
4.2 Introduction to Modified-BSIM3v3 Model
The BSIM3 model is an industry standard MOSFET model for deep sub-micrometer
applications. The BSIM3 version 3 model (BSIM3v3) has been distributed since
1996 and used world-wide for device modeling and CMOS IC design [17]. It has
been validated for digital applications at several hundred megahertz but has not been
substantiated in RF and Microwave frequency applications. Recent studies have
shown that MOSFET behaves as a distributed device and must be modified for RF
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applications. Modifications of device behavior should be made to incorporate the
following effects:
1) distributed channel or the non-quasi-static (NQS) effect,
2) distributed gate resistance, and
3) distributed substrate resistance.
4.2.1 NQS Effects
An understanding of quasi-static operation in MOS transistor under large-signal dy-
namic operation of device intrinsic part is important for analyzing NQS effects. In
dc operation, a MOS transistor is driven by four dc voltages, VD, VG, VB, and VS,
defined with respect to ground. The channel of the device is formed by the transport
electrons flowing from source terminal to drain terminal (assuming NMOS device) in
the inversion layer. Here, the device is assumed to be operated quasi-statically when
the charges per unit area in the inversion layer (under the gate conductor and in the
oxide surface) and the depletion region are unchanged. This can happen when the
variation of terminal voltages is sufficiently slow.
In dc and low-frequency applications, this assumption is valid and the model,
which is mostly developed under the quasi-static operation, can be utilized with
negligible errors. However, when terminal voltages change more rapidly, such as
those in high-frequency operation, the charges flowing in the inversion layer do not
have sufficient time to follow the terminal voltages and the quasi-static assumption
is no longer valid. Therefore, for high-frequency applications, the model must be
developed specifically by considering the non-quasi-static operation.
Non-quasi static (NQS) effects are important for high-frequency CMOS circuit
designs, which have been experimented in [58, 68]. There are several ways to account
for the NQS effects in MOSFET modeling. The first method is to consider these
effects using a solution of the current continuity equation [4, 8, 42, 43, 67, 68, 69, 71].
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Basically, in this method, the channel is sectioned into many small pieces, where
each can be solved as a single-section in quasi-static manner. However, this approach
requires extensive mathematical exercises and thus relatively more complex than other
methods. Moreover, this method is mostly valid for long-channel MOSFET devices
but not accurate for short-channel devices.
Nevertheless, an easier approach to model the NQS effects by using a single resistor
connecting to the gate of the device was proposed in [67]. This resistor introduces a
delay to the charge travelling in the channel as described in [24, 41]. This method is
more attractive since it does not only model the NQS effects but also simultaneously
model the gate-induced thermal noise. In BSIM3v3, the NQS effects are modeled
and can be selected by setting the NQSMOD parameter in the BSIM3 model to 1.
However, this is only available for BSIM3v3 version 3.2 or later.
4.2.2 Distributed Gate Resistance
The effect of gate resistance is significant in the microwave frequency range. Large
gate resistance tends to increase thermal noise and decrease the maximum available
gain or S21. In a deep sub-micron salicided CMOS process, the metal vapor is de-
posited to the gate polysilicon, known as silicided gate. This process dramatically
reduces the gate sheet resistance to less than 10 ohms per square. Still, the total gate
resistance depends on the physical structure of the device, and the accurate modeling
of gate resistance is important for high-frequency circuit simulation. The gate poly
has become a distributed R-C circuit at high frequency where the gate resistance can










where R¤ is the gate sheet resistance and W and L are gate finger width and
length, respectively. This equation assumes that the gate is connected from one side.
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If both sides of gate poly are connected, factor of 1/3 will become 1/12.
This calculation, however, requires further adjustment for interconnections be-
tween each gate poly in multi-finger devices that have not yet been accounted for.
Furthermore, this calculation should be verified with the extracted value from mea-
surement result to ensure correctness. For BSIM3v3, the gate resistance must be
added externally to increase the model accuracy at microwave frequency. This gate
resistance can be included together with the resistance accounted for the NQS effects
mentioned earlier, and thus reducing additional components.
4.2.3 Distributed Substrate Resistance
Substrate resistance has significant impacts on device performances at high frequency.
In RF CMOS IC design, the non-epitaxial (non-EPI) process is preferred to the epi-
taxial process (EPI) because of the higher substrate resistance. In a non-EPI CMOS
process, a high substrate resistance (6 ohm-cm to 10 ohm-cm) helps to reduce the
parasitic capacitance to substrate and the unwanted signal coupling between devices.
The substrate resistance of the highly doped EPI process is minute (0.01 ohm-cm
to 0.02 ohm-cm), which helps protecting the circuit from a failure mechanism called
“latch-up”– the state of having a virtual PNPN device in the substrate that regen-
eratively draws enormous current from external network, trigged by unexpectedly
large current flowing through the substrate such as that resulted from over-stress
(e.g. spike) in supply voltage or temperature. This highly doped substrate reduces
the current gain of the parasitic PNP and NPN BJTs, which reduces the possibility
of latching-up. Even though there is no difference in the modeling of substrate resis-
tance in both processes, this thesis focuses on the modeling of NMOSFET in non-EPI
CMOS-9 (0.18 µm) process.






























Figure 29: Modified BSIM3v3 MOSFET model with added substrate resistance
network.
[66]. However in a real device, substrate coupling effects are distributed to every direc-
tion under the P-substrate, and thus difficult to be captured by any kind of physical
device simulator. Therefore, the direct extraction of S-parameter (or Y -parameter)
is usually considered as one of the best solutions to obtain accurate substrate param-
eters. In theory, the substrate coupling effects can be modeled as a serial connection
of capacitor and resistor. The capacitor is used to model the depletion capacitance
from PN junction (N+ drain and source to P-substrate for N-type MOSFET) and the
resistor is for the substrate resistance. In the BSIM3v3 model, a diode connected in
reverse fashion is used, instead of a fixed capacitor, to model the bias dependence of
the depletion capacitor. Still, the BSIM3v3 has not included the substrate resistance
in the model yet. As a result, this requires an addition of external resistors from the
internal bulk terminal to the external bulk pin, as illustrated in Fig. 29.
Silicon substrate can be modeled as a single resistor for a frequency range up to
10 GHz, and as a parallel R-C circuit for higher frequency [11, 33, 34]. The main
advantage of the single-resistor network over the parallel R-C network is the simplicity
in parameter extraction. The modeling of substrate can be very complicate, or even
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Figure 30: Layout of the RF MOSFET device used in substrate modeling, (a) having
only side substrate contacts used in [11, 12, 19, 21, 26, 33, 34, 37, 46, 67], (b) having
ring-shaped substrate contact used in this work. (dh and dv represent the distance
from active junctions to the substrate contact in horizontal and vertical directions.)
impossible, if too many unknown parameters exist. It has been proven in [11, 33, 34],
that a resistive network is adequate for modeling the silicon substrate up to 20 GHz
with negligible errors.
The degree of substrate coupling strongly depends on the device geometry or the
distance from the source and drain junctions to the bulk connection. The placing of
bulk connection in RF MOS circuit is usually done to minimize the back-gate mod-
ulation and latch-up. In both cases, the shortest path between the intrinsic device
and substrate connection with minimum substrate resistance is preferred. Therefore,
a device is usually surrounded by a ring of substrate contact (sometimes called guard
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ring or guard band) with as many substrate connections as possible. However, previ-
ous study of substrate parameter extraction has reported results that considered only
side substrate contacts [11, 12, 19, 21, 26, 33, 34, 37, 46, 67]. None of the previous
work has shown the extraction under the condition of having substrate contacts sur-
rounding the MOS device (see Fig. 30). This is mainly because of the complexity in
3D extraction of distributed parameters, thus limiting accuracy in the actual circuit
design where devices are always surrounded by guard rings.
Therefore, to minimize mismatches between the device model and the device used
in the real circuit, the objective of this research is to develop a novel scalable MOSFET
model including substrate network, where the transistor is completely surrounded by
substrate contacts. The detailed methodology and step-by-step extraction procedure
of this model are discussed in detail in the following section. More importantly, the
scalability of each parameter, which is the key in developing a scalable large-signal
model for MOSFET, is explored thoroughly and demonstrated as a state-of-the-art
MOSFET model.
4.3 Scalable Modified-BSIM3v3 MOSFET model
4.3.1 Scalability of MOSFET model
Scalability of model parameters is one of the most important issues for any transis-
tor device. In MOSFET, it was reported in [10, 60] that the scalability depends
on geometry of device. The small-signal equivalent circuit shown in Fig. 31 is dis-
cussed to illustrate the scalability of each parameter. Normally, intrinsic parameters,
including gate-source capacitance (Cgs), gate-drain capacitance (Cgd), small-signal
transconductance (gm), drain-source resistance (rds), and Ri – the internal resistance
to model NQS effects [67] – are linearly scalable with gate geometry (total gate width
and each gate finger width) since they are proportional to the underlying channel















Figure 31: Equivalent circuit of RF MOSFET including substrate network (shown
as Y sub.)
linearly scale with gate geometry. The substrate parameters, Csub and Rsub, however,
do not scale with gate geometry because of their distributed behavior, scattering in
every direction from N+ drain and source (for N-MOSFET) to the bulk contacts
located on the side and/or top and bottom of the device. Therefore, the modeling of
substrate coupling parameters is more complicated than other parameters.
Previously, MOSFET substrate model extraction and its scalability have been
studied and reported in [11, 12, 21]. However, the study of substrate parameter
scalability has been limited just to a small range of device periphery (up to 500 µm
total gate width) and considered only the substrate coupling from drain and source
junctions to side body contacts (see Fig. 30(a)). Also, such structure is used in most
of the reported MOSFET modeling work [11, 12, 19, 21, 26, 33, 34, 37, 46, 67]. This
is mainly due to the increased complexity in parameter extraction of larger devices.
However, large devices (up to several millimeters) are required in many applications
such as driver amplifiers and power amplifiers, where the accuracy of the parameter
extraction and scalability is crucial. Moreover, the ring-shaped substrate contact (see
Fig. 30(b)) commonly used for reducing body effect in most RF circuit designs has
not been considered in RF MOSFET substrate modeling.
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From the initial investigation, it is found that the discrepancy in parameter scal-
ability using the previous model [11, 21] and the new model with ring-shaped sub-
strate contact is due to the fact that the substrate coupling from the drain and source
junctions to the top and bottom substrate contacts was neglected. This additional
substrate coupling is significant, yet difficult, to be modeled with compact analyti-
cal expressions because of its distributed nature throughout the device. Empirical
expressions can be used in modeling the substrate parameter scalability as reported
previously [61]. However, the use of empirical equations limits the model scalability
to certain device geometries used in the modeling process and makes it difficult to
extend the study for different device structures.
In this work, the analytical expressions for substrate parameter modeling based
on device geometry such as number of gate fingers (Nf ), gate finger width (Wf ) and
length (Lf ), and parameters related to the geometry of the ring-shaped substrate
contact are proposed. For the first time, the proposed model considers the effect of
substrate coupling to the entire ring-shaped substrate contact and approximates it
to substrate coupling in the vertical and horizontal directions. It was found that the
proposed method can accurately model the scalability of substrate parameters for a
large range of device sizes up to 6 mm total gate width. The parameter extraction
procedure and scalability modeling are presented in the following sections.
4.3.2 Extraction of Small-Signal Model Parameters
By comparing the small-signal model (Fig. 31) and BSIM3v3 model (Fig. 29), the
small-signal model is actually a reduced form of BSIM3v3 when the source and bulk
are tied together. Therefore, the extraction of substrate resistance and gate resistance
for BSIM3v3 can be done by first extracting the substrate resistance and gate resis-
tance using the small-signal equivalent model. Then, the parameters are incorporated
to the BSIM3v3 model and further optimized to fit the measurement results.
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Each small-signal model parameter of Fig. 31 can be extracted by analyzing the
two-port Y -parameter of the device. First, the S-parameter of N-type MOSFET test
devices, with the total gate width ranging from 200 µm to 6 mm, is measured by
the HP8510 vector network analyzer. N-type MOSFETs with gate finger width of 20
um were fabricated on a standard five-metal layer CMOS process with gate length of
0.4 um. As commonly used for RF applications, the substrate contact is formed as
a ring surrounding the active area, as illustrated in Fig. 30(b) to minimize the back
gate effect. The substrate contact is tied to the source terminal which is common for
most RF circuits. Multiple gate fingers of the same size were formed to construct a
larger FET without changing the layout style in order to minimize the discrepancy
of the parasitic associated with the layout. Fig. 32 and 33 show photographs of the
test-devices layout used in this work.
The device parameter extraction is similar to the method described in [11, 12]
where high frequency extraction up to 40 GHz was performed to find parasitic resis-
tances Rg, Rd, and Rs. Before the Y -parameter calculation of intrinsic parameters can
be done, the substrate network Y -parameter needs to be calculated and subtracted
out. At zero-biased condition (Vg = 0 V; Vds = 0 V), substrate parameters can be
extracted separately from the intrinsic parameters. The substrate parameter extrac-
tion is done through the Y -parameter analysis (in Fig. 31), resulted in the following
expressions for Rsub and Csub:
Rsub =
Re{Y c22}(
Im{Y c22}+ Im{Y c12}
)2 (47)
Csub =
Im{Y c22}+ Im{Y c12}
ω
(48)
where Y c is the Y -parameter after de-embedding the pad and interconnect para-
sitic as well as removing the gate resistance (Rg) and drain contact resistance (Rd).
The Rsub is a bias independent value which can be readily included in the equivalent
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Figure 32: NMOSDG device layout photograph showing test structures having total
gate width of 200 µm up to 6000 µm. (The first and second row show shorted- and
opened-structures for pad and interconnect parasitics de-embedding. The third row
shows the actual devices.)












Figure 34: Pad and interconnect parasitics of MOS test devices.
small-signal model at the desired bias condition [12]. The schematic diagram of pad
and interconnect is shown in Fig. 34 and equations for finding pad and interconnect
parasitics are given as follow:












Re{Y o11 + Y o12}2
Im{Y o11 + Y o12}







Re{Y o22 + Y o12}2
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Im{Y o22 + Y o12 − 1}
(54)
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Rsgg = Re{Zs11 − Zs12} (55)
Rsdd = Re{Zs22 − Zs12} (56)













where Cpgd, Cpgs, Cpds, Rpgd, Rpgs, and Rpds are pad parasitic capacitances and
resistances associated with each pad; Rsgg, Rsdd, Rsss, Lsgg, Lsdd, and Lsss are in-
terconnect parasitic resistances and inductances (excluded from the intrinsic device).
The pad and interconnect parasitics removal must be done prior to the extraction of
intrinsic device parameters. To remove these parasitics, the following procedure can
be followed;
YDUT,OPEN = YDUT − YOPEN (61)
YSHORT,OPEN = YSHORT − YOPEN (62)
ZDUT,OPEN,SHORT = ZDUT,OPEN − ZSHORT,OPEN (63)
where YDUT,OPEN is the Y -parameter of the device after the de-embedding of pad
parasitics using opened structure (structure with transistor removed), YSHORT,OPEN
is the Y -parameter of shorted structure (remove the transistor and insert a small piece








































Figure 35: Structures required for two-step pad and interconnect parasitics removal
procedure; (a) test device, opened, and shorted structures, (b) opened-structure par-
asitic components, (c) shorted-structure parasitic components.
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ZDUT,OPEN,SHORT is the Z-parameter of the intrinsic device after removing all the
pad and interconnect parasitics. Details of the parasitic components are illustrated
in Fig. 35. The transformation between Z-, Y -, and S-parameter can be found in
[48].
Next, the gate, drain, and source resistances (Rg, Rd, and Rs) can be extracted
using the cold-FET method – a high-frequency parameter extraction from zero-biased
measurements – by the following equations:
Rg = Re{Zcold11 − Zcold12 } (64)
Rd = Re{Zcold22 − Zcold12 } (65)
Rs = Re{Zcold12 } (66)
The extraction is done with an assumption that the impedance of intrinsic capaci-
tances at very high frequency is negligible(À 20 GHz for Cgs and Cgd ≤ 100 fF), thus
shorting all capacitors and leaving only Rg, Rd, and Rs.
Sometimes, for higher frequency applications (beyond 20 GHz), the terminal in-
ductances (Lg, Ld, and Ls) may have comparable impedance to terminal resistances
and should be included for better accuracy. These inductances can be calculated by
Lg =











These terminal resistances and inductances are removed before the extraction of Rsub
and Csub using (47) and (48). Then, to finish all the intrinsic parameter extractions,
the Rsub and Csub are first removed from the Y -parameter of the device after de-
embedding terminal resistances and inductances in (64) - (69). Finally, the remaining















gm = Re{Y d21} (73)
τ = −gm(Im{Y
d







where Y d is the Y -parameter of the device after de-embedding terminal resistances
and inductances and substrate network, Cgd is the gate-drain capacitance, Cgs is the
gate-source capacitance, Ri is the internal resistance of the gate-source junction, gm is
the small-signal current gain, τ is the channel time delay, and rds is the drain-source
output resistance.
These parameters are extracted from a number of devices in several dies. Then,
the most consistent extracted values were carefully selected in order to minimize the
measurement uncertainties without doing any optimization. Most of the extracted
parameters show a linear scaling ability. This includes parasitic resistances (Rg,
Rd, and Rs), gate-source capacitance (Cgs), gate-drain capacitance (Cgd), output
resistance (rds), Ri, and small-signal current gain (gm). Rg, Rd, Rs, Ri, and rds scale
in inverse proportion to W as they are dependent on the number of fingers connected
in parallel (see Table 1 for values.) Cgs, Cgd, and gm are observed to be the least
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Table 1: Extracted intrinsic and substrate parameters of N-MOSFET devices at Vgs
= 1.2 V; Vds = 2.4 V.
parameters 200 µm 800 µm 2400 µm
Rg(Ω) 12.7 3.3 1.3
Rd(Ω) 6.5 1.8 0.7
Rs(Ω) 7.8 1.9 0.6
Ri(Ω) 9.9 2.7 0.8
Cgs (fF) 246 993 2953
Cgd (fF) 55 227 703
gm (mS) 42 170 513
Rds(Ω) 856 204 63
Csub (fF) 58 226 716
Rsub(Ω) 158 82 35
sensitive parameters to extraction uncertainties and also show good linear scalability,
which is in proportion to W (see Fig. 36).
4.3.3 Scalable Substrate Network Modeling
The analysis of the substrate network is based on a set of 0.4-µm multi-finger NMOS
thick-oxide devices having gate finger width of 20 µm with ring-shaped body contacts
surrounding the active device. This type of substrate connection has been used widely
in RF CMOS circuit design since it minimizes the discrepancy of voltages between
source junction and substrate. Nevertheless, this increases the difficulty in developing
an accurate scalable substrate model since the distributed nature of substrate coupling
is not limited to any direction. In this study, we propose the simplified model of
substrate resistance that considers two main paths: the substrate resistance from
the junction to the side substrate contacts (horizontal), Rhdb and R
h
sb, and to the
top and bottom substrate contacts (vertical), Rvdb and R
v
sb (see Fig. 37), instead of
considering the distribution to the entire substrate contact. This approximation is
acceptable because the smaller resistance, which could be one of the two directions
as stated, dominates the larger resistance in other directions. By this simplification,
the equation for approximating substrate resistance can be formulated as follows:
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where Rtdb and R
t
sb are the total drain-to-bulk and total source-to-bulk resistances,
Rtdsb is the equivalent resistance between drain and source underneath the channel in






sb,k, and Rdsb,k are the equivalent resistances
corresponding to each drain and source junction in the horizontal (h) and vertical
(v) directions. Nf , Nd, and Ns are the number of gate, drain, and source fingers,
respectively.
Rsub is an approximation of the substrate resistance from the substrate network
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Figure 37: Substrate coupling in MOSFET device with surrounded body contacts,
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Figure 38: (a) Equivalent circuit of the substrate network, (b) approximated sub-
strate network.





with the assumption that (ωCsb)
2R2sb ¿ 1 (valid for the frequency range up to 10
GHz).
The extraction of each substrate resistance parameter can be done using the ex-
tracted Rsub from several devices with different number of fingers. The contribution
of the substrate resistance of the inner drain and source junctions to the side sub-
strate contacts is very small compared to that from the side most junctions [11, 19].
Therefore the Rhdb and R
h
sb can be approximated as a contribution from the side most
junctions to reduce the extraction complexity. For a symmetric device layout (even





















































sb, and rdsb are unit substrate resistances in the horizontal
and vertical directions corresponding to each junction. dhdb and d
h
sb are the distances
between the center of drain and source outmost finger and the side substrate contact.
dv is the distance from the upper or lower edge of drain and source finger to the top
or bottom substrate contact. Lf , Ld, and Ls are the device channel length, and the
length of the drain and source junction, respectively. The parameter α in (83) and
(84) is used to correct the distributed behavior of Rvdb and R
v
sb beneath the drain and
source junctions coupled to the top and bottom substrate contacts (0.5 ≤ α ≤ 1).
The substrate network parameters, Rsub and Csub, of 0.4-µm multi-finger NMOS
thick-oxide devices with total gate width of 200 µm to 6 mm and having a ring-shaped
substrate contact are extracted and shown in Fig. 39. Each device uses identical gate
finger width of 20 µm, dv= 2.8 µm, dhdb = 6.6 µm, d
h
sb= 5.6 µm, and Ld = Ls =
0.6 µm. The correction parameter α is obtained from the extraction of (81)-(85), by
assuming the same unit substrate resistance is used in both directions. In this case,
the parameter α is determined to be 0.5. It is clearly seen that the new model can





in Fig. 40 illustrates the scalability for a variety of device sizes using the same gate
finger width. It is observed from Fig. 41 that the substrate resistance components
in vertical direction (Rvdb and R
v
sb) are much smaller than those in the horizontal
direction (Rhdb and R
h
sb), thus dominating the Rsub value as the device size increases.
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Figure 39: Substrate network parameters extraction results, (a) substrate resistance,
(b) substrate capacitance. (Vds = 0V ; Vgs = 0V )
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Figure 40: Scalability of substrate resistance components. (Vds = 0V ; Vgs = 0V )


































Figure 41: Substrate resistance components in vertical and horizontal directions.
(Vds = 0V ; Vgs = 0V )
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W = 200 µm 
W = 400 µm 
W = 800 µm 
W = 2400 µm 
Figure 42: Bias dependence of substrate resistance when Vgs = 0 V.
This confirms the necessity of including the substrate coupling in the vertical direction
to the modeling of substrate resistance.
The substrate parameters are extracted with the change in drain bias voltage to
show their bias dependence. The results in Fig. 42 show that the substrate resistance
is bias independent as mentioned in [11, 12], while the substrate capacitance is bias
dependent. The characteristic of Cdb (or Csb) can be modeled by
Cdb =
Cdb0(
1 + V db
φbi
)αj (86)
where Cdb0 is Cdb at zero biased condition, φbi is the built-in potential which is obtained
from the fitting of measurement results to the model, and is equal to 0.78 V. αj is a
fitting parameter which is equal to 0.3 in this case. The results in Fig. 43 shows a
good agreement between this model and the measurement.
In addition to the previous results, substrate resistance and capacitance of 2400-
µm NMOS devices with different finger width, ranging from 10 µm to 50 µm, are
extracted and verified using the proposed model, from which the results are shown
in Fig. 44 and Fig. 45. It can be seen that the model can predict the parameter
73






























W = 200 µm 
W = 400 µm 
W = 800 µm 
W = 2400 µm 
Figure 43: Bias dependence of substrate capacitance when Vgs = 0 V.




























Figure 44: Substrate resistance of 2400 µm devices with different finger size. (Vds =
0V ; Vgs = 0V )
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Figure 45: Substrate resistance components in vertical and horizontal directions of
2400 µm devices with different finger size. (Vds = 0V ; Vgs = 0V )
scalability correctly.
The MOSFET parameters in Fig. 31 are extracted to validate the substrate model
when the transistor is in biased condition (Vgs = 1.2 V; Vds = 2.4 V). S-parameter
simulations, illustrated in Fig. 46, 47, and 48, show a good agreement with the mea-
surement values obtained from many devices (W = 200, 800, and 2400 µm). Addi-
tionally, the Y22 (Fig. 49), which is strongly dependent on substrate parameters, has
shown a close match between simulation and measurement results.
4.3.4 Modified-BSIM3v3 Model
In the BSIM3v3 model, intrinsic parameters have been readily included except the
Rg and Rsub. While Rg can be found similarly to the method suggested in previous
section, there are many different ways to incorporate Rsub [37, 41, 67].
From the device cross section (Fig. 37), the substrate network can be derived
analytically and modeled as shown in Fig. 50. Rdb and Rsb are the combination of Rdb
and Rsb in vertical and horizontal directions. This model has junction capacitances
(Cdb and Csb) that are not included in the intrinsic model (Mi). This model can be
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Figure 46: S-parameter of 0.4 µm thick-oxide NMOS devices with W of 200 µm.
Measurement is shown in circle and simulation in square. (Vds = 2.4V ; Vgs = 1.2V )
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Figure 47: S-parameter of 0.4 µm thick-oxide NMOS devices with W of 800 µm.
Measurement is shown in circle and simulation in square. (Vds = 2.4V ; Vgs = 1.2V )
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Figure 48: S-parameter of 0.4 µm thick-oxide NMOS devices with W of 2400 µm.
Measurement is shown in circle and simulation in square. (Vds = 2.4V ; Vgs = 1.2V )
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Figure 49: Y22 of the equivalent model compared to the measurement results, (a)





























Figure 51: BSIM3v3 MOSFET model with gate resistance and simplified substrate
network.
80
simplified to the one in Fig. 51 that uses BSIM3v3 model as a core. The BSIM3v3
has already included intrinsic parameters and junction capacitances Cdb and Csb. The
substrate resistance can be simplified to a single Rsub that is calculated from (79).
The advantage of using a single Rsub is the simplicity of the model where the accuracy
should be well enough at the frequency below 10 GHz.
The impedance of Csb is usually higher than that of Rsb at the frequency below
10 GHz. Therefore, when the source terminal is tied to bulk, Csb can be omitted and
the equivalent model in Fig. 31 becomes interchangeable to the simplified BSIM3v3
model (Fig. 51). The same extraction method can also be applied to get the Rsub.
Large signal measurements such as load-pull and power sweep measurements are
used to verify the model in Fig. 51. Load-pull measurements of 400-µm and 1200-µm
devices are compared with the simulation and have shown a good match (Fig. 52 and
53). Power sweep results of the 1200-µm device and 4800-µm devices (illustrated in
Fig. 54 and 55) show that the model can predict the large-signal characteristics such
as gain and efficiency. The developed model can be used further in designing CMOS
power amplifiers and other small- and large-signal circuits.
4.4 Summary
The substrate parameter scalability of RF MOSFETs having ring-shaped substrate
contact surrounding the device has been analyzed and modeled using the newly pro-
posed analytical expressions based on device geometry. The extracted substrate re-
sistance and capacitance of devices up to 6 mm total gate width were used in the
modeling procedure. The analysis shows that the distributed substrate coupling when
using ring-shaped substrate contact can be modeled by simplifying it to substrate cou-
pling in vertical and horizontal directions. With the use of the proposed method, the
scalability of each substrate parameter, as well as the modeling of substrate param-









Figure 53: Load-pull results of the 1200-µm NMOS device, (a) measurement, (b)
simulation.
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Figure 54: Transducer gain and PAE of the 1200-µm device. (Vds = 2.4V ; Vgs =
0.65V ; Zopt,in = 5.5 + j28.0 ohms; Zopt,out = 14.5 + j23.0 ohms)






























Figure 55: Transducer gain and PAE of the 4800-µm device. (Vds = 2.4V ; Vgs =
0.79V ; Zopt,in = 2.3 + j6.0 ohms; Zopt,out = 3.9 + j4.0 ohms)
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substrate model is verified by small-signal S-parameter measurements and has shown
a good agreement. Furthermore, the gate resistance and substrate network model
are incorporated with the BSIM3v3 model and verified by large-signal load-pull mea-
surements. The results have ensured that the developed model can be used as a
large-signal RF MOSFET model for RF power amplifier design and applications.
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CHAPTER 5
THE DESIGN OF INTEGRATED RF POWER
AMPLIFIERS WITH THE DEVICE
PERIPHERY ADJUSTMENT TECHNIQUE
5.1 Motivation and Goal
Efficiency enhancement of linear RF power amplifiers is crucial for modern wire-
less communication systems. Until now, many techniques have been developed for
efficiency enhancement in power amplifier design, such as envelope elimination and
restoration (EER) and dynamic biasing technique [23, 53]. However, these techniques
have not achieved the development of optimized compact power amplifier integrated
circuits (ICs) since many additional controlling circuits and components are required.
Silicon-based RF power amplifiers have shown a strong potential for product-level
development as it enables the design of system-on-a-chip (SOC). The total integration
of RF building blocks can lower the cost and chip area, which makes the Si-based
design a better option than the multiple-dies, III-V-based design. Recent SiGe HBT
technology has shown excellent dc and RF electrical characteristics in terms of tran-
sition frequency (fT ) and dc current gain (β), which are comparable to those of GaAs
HBT process [40]. The improved breakdown voltage (BVCEO, as high as 5.5 V) of the
high-voltage HBT device gives more headroom and is more attractive to RF power
amplifier design. Even though these characteristics are still dominated by GaAs de-
vices, the PNP or depletion-mode devices, which are not available in GaAs processes,
are the main attractions of silicon-based technologies that allow more functionalities
in the PA design.
Additionally, advancements in CMOS technology for integrated high-power am-
plification in the gigahertz range have been reported [2]. It has shown that, with
86
improved design techniques, CMOS can become a prospected candidate for RF PA
design. Thermal conductivity of silicon (1.5 W/cm-C) is three times higher than that
of GaAs (0.49 W/cm-C), showing an advantage of less current collapsing issues. Still,
new methods to overcome problems such as low efficiency and poor linearity in linear
RF CMOS and SiGe power amplifiers are necessary and need more investigations.
In current mobile communication standards such as CDMA or W-CDMA, the
output power of a handset must be reduced when the interference level to the nearby
channels is high. This is adjusted by reducing the input signal generated from the
variable-gain amplifier (VGA) in the prior stage before power amplification. The
efficiency of power amplifier at this low input level is smaller than that in high power
level. Therefore, power amplifier must be designed to be able to control the dc
consumption to improve the conversion efficiency.
To date, there are a few techniques suitable for improving low-power efficiency in
single-chip power amplifier IC design. The switching of collector or drain quiescent
current level is widely used in commercial power amplifier MMICs in order to reduce
dc power consumption while keeping the linearity level within the system require-
ments [20]. This can increase the average power-added efficiency (PAE) of the power
amplifier and prolong the battery usage time for a mobile handset with trade-offs in
performances such as gain and linearity. Nevertheless, limited PAE improvement has
been observed in class-AB amplifiers where the quiescent current in low-power mode
is sufficiently small. This technique will be more effective with class-A amplifiers
where the quiescent current is usually high (see Fig. 56).
Alternatively, power amplifier design with stage bypassing technique was devel-
oped to improve the efficiency when operating in low power level [64, 65]. This
technique uses a switch to bypass the output stage in low-power mode, as shown
in Fig. 57(a), and shuts down the output transistor, which decreases the overall dc





































Figure 57: Different topologies for efficiency enhancement of single-chip linear power
amplifier integrated circuits, (a) stage bypassing technique, (b) active area adjustment
technique.
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of switch that introduces loss and the gain difference between modes of operation.
Even though an external low-loss switch can be used, the extra component adds cost
and increases area, which could become a disadvantage of this approach.
An approach to improve efficiency by adjusting the active area as illustrated in
Fig. 57(b) has been reported recently [29, 30, 44]. The improvement in PAE can be
achieved at the cost of increased complexity in matching network design. Reported
results indicate that this approach provides maximum improvement in PAE while
meeting current wireless communication standards such as IS-95 and W-CDMA.
In this chapter, the technique of adjusting the active device area is implemented
for the first time in silicon-based technology including standard digital CMOS process
and SiGe HBT process. Furthermore, a linearization method using the cancellation of
third-order intermodulation terms of parallel FETs known as derivative superposition
[72] is combined to enhance the linearity of CMOS power amplifier. Altogether, these
two approaches will demonstrate a better solution for advanced linear and high-
efficiency RF power amplifier IC design.
5.2 Analysis of the Device Periphery Adjustment
Technique
The main consideration of this approach is the adjustment of device periphery to
reduce dc consumption while maintaining maximum device performances. In small-
signal circuits, figures of merit such as the transition frequency (fT ) – frequency where
short-circuit current gain equals one – or the maximum oscillating frequency (fmax) –
the frequency where conjugate-matched power gain (maximum available power gain)
equals one – are used to justify the performance of a transistor. However, it is difficult
to find a figure of merit for power amplifier design since the power amplifier is matched



























W = 400 µm
W = 1200 µm
W = 4800 µm
Figure 58: fmax of various MOS devices with different total gate width. These
results include effects of pad and interconnect parasitics. (L = 0.4 µm)
the signal level is not too high and the matching design usually assumes conjugate-
matched condition. In the output stage, load-pull measurements or simulations are
used in practice to find a suitable device for a particular output power and bias level.
For this design, fmax is used initially as a figure of merit and load-pull measurements
will be used to determined the device size for a desired output power and efficiency.











Usually fmax is larger than fT in many cases since Rg can be reduced greatly by
careful layout techniques and silicided gate. fmax profiles of MOS and SiGe HBT
devices used in this work are shown in Fig. 58 and 59. For bipolar transistors,




























Emitter = 120 µm2
Emitter = 480 µm2
Emitter = 1920 µm2
Figure 59: fmax of various SiGe HBT devices with different total emitter area (pad
and interconnect parasitics excluded).
Cgd. It is shown that a transistor exhibits a peak in fmax only in a small range of
biasing current (or current density per area). It is advisable to maintain the device
current density at the optimum (peak fmax range) to maximize device performance.
Therefore, to reduce the dc current for power amplifiers operated in low-power mode,
lowering the device periphery is better than adjusting the dc current of the same
device.
The next step is to realize this concept in the MOS and SiGe HBT power amplifier
designs. In the MOS case, the design has two separate FET devices with different
W/L ratio connected in parallel at the output stage as shown in Fig. 60. The device
with smaller W/L ratio is intended for an operation in low-power mode, where the
larger device is operated together with the small device in the high-power mode. This
can reduce dc consumption without reducing device performance such as gm and fmax
since the current densities of devices in both cases are unaltered. Each transistor is










Figure 60: Simplified schematic diagram of the proposed CMOS power amplifier
with 2-step power control. (W/L: M1 = 1200 µm/0.4 µm; M2 = 4800 µm/0.4 µm;
M3 = 1200 µm/0.4 µm)
at the desired output power. To account for the effects of pad parasitics and bond-
wires, load-pull measurements are performed to obtain realistic matching conditions.
The same design method is also used with the SiGe HBT case.
A few practical concerns are the phase difference between two signal paths (one
path through the large transistor at the output, another path from the smaller tran-
sistor connected in parallel), signal loss due to the loading of devices in parallel, and
stability issues. The interstage matching and the output matching need to transform
optimum impedances to each transistor as well as minimize phase difference that
causes distortion or signal cancellation. The output impedance of the output-stage
devices must be taken into account when designing output matching network as it
becomes a load to another transistor. Also, the circuit must be properly grounded
and bypassed since it is prone to oscillation due to the parasitics from additional
parallel devices.
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Figure 61: Chip photograph of the 1.9 GHz CMOS power amplifier using the pro-
posed technique.
5.3 1.9 GHz CMOS Power Amplifier Design
The prototype power amplifier in Fig. 60 is designed and implemented at 1.9 GHz
using standard CMOS-9 0.18-µm process. The thick-oxide devices (L = 0.4 µm)
are used to improve drain-source breakdown voltage. The drain voltage (VDD) of
2.4 V is used in both stages. The driver-stage transistor is designed with total gate
width of 1200 µm (M1) where the output-stage transistors have the size of 4800
µm (M2) and 1200 µm (M3). The total die area is approximately 0.55 x 0.7 mm
2
including pads with the chip photograph shown in Fig. 61 and the board layout shown
in Fig. 62. The matching networks are designed externally except the interstage-
matching capacitors which are on-chip, poly-poly capacitors. Load-pull measurements
are used to find optimum matching impedances of each transistor. All inductors are
realized using bondwires, trace lines, and off-chip SMT inductors to minimize loss.
The final schematic including the bias networks and component values is shown in
Fig. 63.
The bias network must be carefully designed to avoid the parasitic oscillation.
Silicon-based RF power amplifiers are easier to oscillate because of the lower substrate
resistivity, which increases the reactance of the parasitic capacitance, compared to
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10 mm, 50 Ω
4 mm, 50 Ω
3 mm, 90 Ω
3 mm, 90 Ω
15 mm, 50 Ω
18 mm, 50 Ω
10 pF
Figure 63: Detailed schematic diagram of the prototype 1.9 GHz CMOS power
amplifier. (W/L: M1 = 1200 µm/0.4 µm; M2 = 4800 µm/0.4 µm; M3 = 1200 µm/0.4
µm)
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other technologies such as GaAs process. Parasitic oscillation normally happens in
low-frequency region (kHz range to a few hundred MHz) where the gain of the circuit
is high. Therefore, it is important to avoid the forming of a low-frequency tank
circuit, which normally occurs around the RF chokes. In this design, low value RF
inductors (realized by transmission lines TL2 and TL3) are connected to the drain
of the transistors and then bypassed by small capacitors (22 pF). These inductors
present an impedance of around 5-8 times higher than the impedance transferred
from matching networks, which is enough to block RF signal. This inductance is low
enough in low-frequency range and will not resonate with the parasitic capacitance at
the drain node. Then, higher value of RF chokes can be connected to provide more
isolation between RF and dc. Large capacitors (1 nF and 10 µF) are for bypassing
low frequency signals from external circuits and creating low baseband-impedance
(reactance) paths looking back from the PA circuit to the biasing networks, which
help minimizing the IMD asymmetry [16, 45].
The output matching network transforms the 50-ohm load down to 5 - j5 ohms,
which is the optimum load for the 4800 µm device (M2) to achieve 23 dBm output
power at 1-dB compression (P1dB). An additional L-network is connected from the
main output matching to create an optimum load of 8 - j10 ohms for M3, which is
designed to deliver 17 dBm of output power at the P1dB. Practically, the output
impedance of each transistor in the output stage becomes an undesirable load to
another transistor and reduces the output power to the 50-ohm load. The output
impedance of M2 is found to be 7 - j8 ohms from the device model and greatly affects
the matching network design for M3. Nevertheless, the output impedance of M3 has
a much higher value than the optimum load for M2 that results in less loading effect.
The CMOS power amplifier is designed at 1.9 GHz to have a P1dB of 23 dBm.
The gain of the amplifier in low-power and high-power modes are approximately 16
dB and 21 dB, respectively, as shown in Fig. 64. PAE in the low-power region, shown
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Gain − Low−power mode
Gain − High−power mode
Figure 64: Power gain of the CMOS power amplifier at 1.9 GHz.














PAE − Low−power mode
PAE − High−power mode
Figure 65: PAE of the CMOS power amplifier at 1.9 GHz.
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IM3 − Low−power mode
IM3 − High−power mode
Figure 66: Third-order intermodulation distortion levels of the CMOS power am-
plifier with two-tone input signals at 1.88 GHz and 1.8801 GHz (100 kHz signal
separation.)
in Fig. 65, is substantially improved as a result of reducing the dc consumption while
providing good match at low power level. The PAE in low-power mode at the 6-dB
back-off level is improved to 15% which is about a factor of 2 improvement compared
to a normal class-AB amplifier (by operating all transistors in the design as in the
high-power mode), while the PAE improvement is greater than a factor of 2.5 in lower
power levels. The IM3 of power amplifier in low and high power levels is shown in
Fig. 66.
5.4 1.9 GHz CDMA/PCS SiGe HBT Power
Amplifier
A 1.9 GHz SiGe HBT power amplifier for CDMA/PCS application is also designed
based on the same concept. The design consists of two stages with on-chip bias
networks. The emitter area of the first stage is 480 µm2. The second stage has
two transistors with emitter areas of 480 µm2 and 1920 µm2. The input and out-
put matching networks are mostly designed off-chip using lumped components and
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transmission lines. Components such as interstage-matching capacitors and output-
matching capacitors of the small device in the second stage are realized on the chip by
metal-insulator-metal (MIM) capacitors. The detailed schematic is shown in Fig. 67.
The total die size is about 1 mm2 and the chip package size is 4 mm × 4 mm using the
16-pin leadless package. The die photograph and prototype board layout are shown
in Fig. 68 and Fig. 69.
The input matching is designed to provide an optimum match of 4.0 - j12.6 ohms
for the first stage. From the schematic in Fig. 67, the 75-ohms resistor and 100-pF
capacitor connected in series at the input serve as a decoupling network to reduce low-
frequency gain and prevent low-frequency parasitic oscillation. The output matching
network is designed to create an optimum matching impedance of 9.8 - j12.2 ohms for
the large transistor and an additional L-section (the 1-nH inductor plus bondwire and
the on-chip capacitor) is inserted to match the small transistor which requires 15.4
+ j14.8 ohms optimum impedance at 18-dBm output power. Interstage matching is
design with L-section topology where the inductor is realized by the bondwire that
also serves as dc bias path. The on-chip bias circuits are designed using two diode-
connected transistors to bias the Vbe of the power transistor and the transistor that
supplies base current for the power transistor. This topology is suitable for class-AB
bias where base current changes in a wide range and provides high impedance for
blocking RF frequency to enter the bias circuit.
The prototype SiGe HBT PA is tested at 1.9 GHz for CDMA/PCS IS-95 standard.
The design achieves 1-dB output compression at 27 dBm with a maximum PAE of
27% in high-power mode. The power amplifier is switched to low-power mode when
output power is smaller than 18 dBm. In low-power mode, the maximum PAE is 15%,
which exhibits about twice the performance of a design that has single transistor in the
output stage (see Fig. 70). The design provides a power gain of 20 dB in high-power
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Figure 67: Detailed schematic diagram of the prototype 1.9 GHz SiGe CDMA power
amplifier. (Emitter area: Q1 = 480 µm
2; Q2 = 1920 µm
2; Q3 = 480 µm
2)
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Figure 68: Chip photograph of the 1.9 GHz SiGe CDMA power amplifier using the
proposed technique.
Figure 69: PCB layout of the prototype 1.9 GHz SiGe CDMA power amplifier using
the proposed technique.
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PAE − Low−power mode
PAE − High−power mode
Figure 70: PAE of the SiGe power amplifier at 1.9 GHz.
in terms of the adjacent and the alternate channel power leakage ratios (ACPR1 and
ACPR2) where the frequency offset from the carrier is 1.25 MHz for the adjacent
channel and 2.25 MHz for the alternate channel. The specification limits these levels
to be lower than 44 dBc and 53 dBc for the ACPR1 and the ACPR2, respectively.
The measurement results in Fig. 72 show that the design meets the specification up
to 16-dBm output power in low-power mode and 25-dBm output power in high-power
mode. The linearity level can be improved in higher output power by redesigning the
circuit to have larger device sizes in the second stage. However, this current design
shows that the proposed design topology that uses a smaller transistor to operate in
the low-power region can improve PAE while meeting the linearity requirements.
5.5 Nonlinear Terms Cancellation for Linearity
Improvement
In addition to the efficiency improvement, the FET amplifier can be linearized by
the cancellation of nonlinear terms. If the biases of parallel devices are carefully
optimized, the nonlinear products will have opposite polarities that result in the
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Gain − Low−power mode
Gain − High−power mode
Figure 71: Power gain of the SiGe power amplifier at 1.9 GHz.































ACPR1 − Low−power mode
ACPR1 − High−power mode
ACPR2 − Low−power mode
ACPR2 − High−power mode
−44 dBc 
−53 dBc 
Figure 72: Adjacent and alternate channel power leakage ratios of the SiGe CDMA
power amplifier tested for IS-95 standard at 1.9 GHz.
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Figure 73: Small-signal components of drain current (id) including transconductance
(g1), and higher order terms (g2 and g3) of N-MOSFET device.
reduction of output intermodulation distortion (IMD). This can be explained from




















v3g + . . .




g + . . . (89)
At different gate bias levels, g3 may have opposite signs; a positive sign below
threshold voltage (Vt) and a negative beyond that point (see Fig. 73). Therefore,
by offsetting the gate bias voltage of output-stage transistors, their third-order inter-
modulation (IM3) products will be cancelled. This cancellation, however, must occur
with minimal phase difference between two signal paths.
The adjustment of gate bias voltage of the small transistor (M3) in the output stage
has shown improvement of IM3, as illustrated in Fig. 74. It is found experimentally
that the VG3 of 0.55 V provides the most improvement in IM3 in the high-power mode
at the average of 8 dB improvement from the normal design where the small transistor
is biased into class-AB (with VG3 of 0.90 V). The results are obtained from two-tone
measurements with two carrier signals at 1.88 GHz and 1.8801 GHz (100 kHz signal
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Figure 74: Third-order intermodulation distortion levels of the CMOS power am-
plifier with two-tone input signals at 1.88 GHz and 1.8801 GHz in high-power mode.
The gate bias of M3 is varied from 0.50 V to 0.90 V.
separation). The output spectrums of two-tone measurements with VG3 of 0.9 V and
VG3 of 0.55 V are illustrated in Fig. 75 and Fig. 76, respectively, and have shown an
IM3 improvement of 8 dB (from -25.17 dBc to -33.17 dBc) at the output power of
19.5 dBm. These results have proven the success of implementing the combination of
PAE and linearity improvement techniques in the FET power amplifier IC design.
5.6 Summary
The device periphery adjustment technique for efficiency enhancement in linear am-
plifier is proposed and demonstrated. The 1.9 GHz CMOS and SiGe HBT power
amplifiers having two transistors in parallel at the output stage are designed to im-
prove efficiency in the low-power region. The designed power amplifiers using two-step
efficiency improvement control achieve the PAE improvement by a factor of two or
higher at both 6-dB back-off level (CMOS PA) and 9-dB back-off level (SiGe HBT
PA), as compared to normal class-AB power amplifiers. In addition, linearity of the
CMOS power amplifier can be improved by offsetting the gate bias voltages of the
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Figure 75: Spectrum of output signal at the output power of 19.5 dBm showing
carrier signals, 3rd, and 5th order intermodulation products in high-power mode
when VG3 is 0.90 V.
Figure 76: Spectrum of output signal at the output power of 19.5 dBm showing
carrier signals, 3rd, and 5th order intermodulation products in high-power mode
when VG3 is changed from 0.90 V to 0.55 V, resulting in 8-dB reduction in IM3.
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parallel output-stage transistors to cancel their nonlinear products. This proposed
method has been proven through two-tone measurements and has shown to reduce
8 dB of IM3 levels on average at high output power. This successful design method
can be readily implemented on any other integrated FET power amplifiers. The de-
vice periphery adjustment technique does not need transmission lines or additional
controlling circuits, thus making it ideal for power amplifier MMIC designs in the




6.1 Contributions of the Dissertation
The work demonstrated in this thesis focuses on the efficiency improvement for linear
RF power amplifiers, which is one of the well-known problems in RF circuits. In
the past, many circuit design approaches were suggested and implemented in several
power amplifier systems. The multistage Doherty amplifier is developed based on the
concept of conventional Doherty amplifier and is newly proposed in this thesis as a
better solution for high-efficiency linear RF power amplifier design. In the multistage
Doherty amplifier, a number of amplifier stages are used to optimize for dc power con-
sumption and the amount of output power. A three-stage Doherty power amplifier
is designed using GaAs MESFET devices on a FR-4 board prototype to enhance the
efficiency of a WCDMA power amplifier with the output power of 33 dBm. The de-
sign achieves two times and seven times improvement in efficiency at 6-dB and 12-dB
back-off levels, respectively, while satisfying the adjacent and the alternate channel
power leakage ratios of -33 dBm and -43 dBm. This performance shows significant
improvement and proves the success when implementing the technique on current
mobile communication standard. The mathematical approach presented in this work
to understand the multistage Doherty amplifier concept is useful in achieving perfor-
mances as close to the ideal as possible. Linearity improvement by optimal device
periphery design and the bias adaptation, used for avoiding the AM/AM distortion,
are also provided to further improve the design.
This dissertation also includes the design and implementation of the device periph-
ery adjustment technique that is used for improving efficiency of RF power amplifier
108
ICs operated in the low-power mode. This new technique advances the previously
established approaches in that the device periphery of the amplifier is adjusted for
optimum transistor performances (device fmax, dc consumption, and output power)
that, in turns, contributes to the overall efficiency improvement. The CMOS and
SiGe power amplifiers operated at 1.9 GHz range are designed and have shown twice
higher efficiency than the normal single-transistor amplifier designs, while meeting
the linearity requirements. In addition, the use of multiple, parallel FET transis-
tors enables the cancellation of the nonlinear terms generated from devices biased
at different Vgs ranges. This provides a simpler linearization scheme to reduce the
IM3 of a FET amplifier operated in high-power mode, in addition to the efficiency
enhancement scheme in the same circuit. The implementation of this concept in the
designed CMOS power amplifier has shown an improvement in IM3 at high-power
mode by 8 dB on average. Moreover, the practical design guidelines of matching
circuits and bias networks are made available and helpful for future research. Thus,
this dissertation shows a complete detail in implementing the concept of device pe-
riphery adjustment, which is expected to be an initiative for the future development
of compact, high-efficiency, high-linearity power amplifier integrated circuits.
The MOSFET model proposed in this dissertation provides a new approach in
developing accurate scalable substrate network model, which can improve the accu-
racy of the small-signal equivalent circuit model and the BSIM3v3 model in RF and
microwave frequencies. This dissertation provides guidelines in parameter extraction
and a novel approach in modeling the substrate coupling effects of MOSFET devices
with surrounding substrate contacts. The proposed model simplifies the complexity
of substrate effect modeling and enables the development of scalable substrate net-
work model with great accuracy. Moreover, the proposed substrate network model
is geometry dependent and can be generalized for different finger width, length, and
different structures of substrate ring. The scalable model in this work is developed
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based on NMOS devices ranging from 200 µm to 6 mm total gate width. The results
show good agreement in model scalability and S-parameter verification up to 20 GHz.
Moreover, the modified BSIM3v3 model with the proposed substrate resistance net-
work and the gate resistance performs well in comparison to the large-signal load-pull
measurements. Therefore, this dissertation provides a good approach for future MOS
model development, which is a significant part to the success in RF CMOS circuit
design.
6.2 Future Work
The work described in this dissertation represents starting points for several future
researches and developments. First, the implementation of the multistage Doherty
amplifier at higher power levels is still a challenge. Further study and possibly some
modifications in the output transformer are required to understand the dominating
effect of the output impedance on the overall performance. In addition, the integration
of multistage Doherty amplifiers for IC-level design requires the miniaturization of
transmission lines and transformers. The use of equivalent π- or T-network to replace
the quarter-wave transmission lines is possible when accurate and high-Q passive
components are available. In addition, the implementation of bias control concept to
improve the linearity performances is attractive and worthwhile for future studies.
The modeling of MOS transistor in this work is based on a set of CMOS devices
in 0.18-µm process. It will become a greater challenge when the channel length
starts to decrease as the IC world is moving towards the sub 0.1-µm regime. The
behavior of transistor parameters can change significantly, compared to that of larger
channel length process and may require new approaches in parameter extractions.
Also, the accurate modeling of substrate coupling at higher frequencies (greater than
40 GHz) demands modifications for the equivalent silicon substrate network (parallel
R-C structure.)
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For RF power amplifier IC design, there are many challenges that are still open
for future research. The ultimate goal in RF power amplifier design is to provide
a solution for compact integration and cost effective design with no compromise in
performances. The integration of RF power amplifier incorporating the proposed
device periphery adjustment technique can reduce the overall size of the design and
will enhance efficiency and linearity performances. For future design integration, an
accurate and high-Q passive library in IC process is the first requirement. The imple-
mentation of high-frequency and high-power amplifier IC is still a challenging task.
Modifications in device technology (to reduce output and feedback capacitances, and
increase fT , fmax, and breakdown voltages), as well as new circuit design approaches
(transistor stacking, power combining techniques, new transmitter architectures, etc.)
are necessary and will become the focus of future research in this area.
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